LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
1% OFF
TI SN74LVC125ADR product image
  • SN74LVC125ADR thumbnail 1
  • SN74LVC125ADR thumbnail 2
  • SN74LVC125ADR thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

TI SN74LVC125ADRRoHS

Manufacturer
TI
MPN
SN74LVC125ADR
LCSC Part #
C7661
Packaging
SOIC-14
Customer #
Key Attributes
Quadruple Bus Buffer Gate with 3-State Outputs
Datasheetpdf iconTI SN74LVC125ADR
In-Stock: 1,387
1,387 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.3725$ 0.3688$ 0.37
10+$ 0.2928$ 0.2899$ 2.90
30+$ 0.2538$ 0.2513$ 7.54
100+$ 0.2196$ 0.2174$ 21.74
500+$ 0.2099$ 0.2078$ 103.90
1,000+$ 0.2034$ 0.2014$ 201.40
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingSOIC-14
Input type-
Voltage - Supply1.65V~3.6V
Output TypeTri-State
Current - Output High(IOH)24mA
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)24mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesOutput enable;Level shifting
Number of Elements4
Propagation Delay2.5ns@3.3V,50pF
Quiescent Current40uA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V VCC operation. The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

Features

AI Translation
  • Operates From 1.65 V to 3.6 V
  • Specified From -40℃ to 85℃ and -40℃ to 125℃
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 4.8 ns at 3.3 V
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25℃
  • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25℃
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)