LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
ADI AD9753ASTZRL product image
Images for reference only

ADI AD9753ASTZRLRoHS

Manufacturer
MPN
AD9753ASTZRL
LCSC Part #
C653789
Packaging
LQFP-48(7x7)
Customer #
Key Attributes
AD9753 12bit, 300 MSPS High Speed TxDAC+D/A Converter
Datasheetpdf iconADI AD9753ASTZRL
In-Stock: 100
100 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 100.0303$ 100.03
30+$ 95.122$ 2853.66
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Digital to Analog Converters (DAC)
ManufacturerADI
PackagingLQFP-48(7x7)
Settling Time11ns
Operating Temperature-40℃~+85℃
Voltage - Supply3V~3.6V
Quiescent Current (Iq)-
FunctionIntegrated phase-locked loop;Built-in reference source;Differential output
Integral non - linearity1.5LSB
Number of Channels2
Resolution (Bits)12;-
Interface Type-

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

The AD9753 is a dual, muxed port, ultrahigh speed, single-channel, 12-bit CMOS DAC. It integrates a high quality 12-bit TxDAC+ core, a voltage reference, and digital interface circuitry into a small 48-lead LQFP package. The AD9753 offers exceptional ac and dc performance while supporting update rates up to 300 MSPS. The AD9753 has been optimized for ultrahigh speed applications up to 300 MSPS where data rates exceed those possible on a single data interface port DAC. The digital interface consists of two buffered latches as well as control logic. These latches can be time multiplexed to the high speed DAC in several ways. This PLL drives the DAC latch at twice the speed of the externally applied clock and is able to interleave the data from the two input channels. The resulting output data rate is twice that of the two input channels. With the PLL disabled, an external 2× clock may be supplied and divided by two internally. The CLK inputs (CLK + /CLK–) can be driven either differentially or single-ended, with a signal swing as low as 1 Vp-p. The DAC utilizes a segmented current source architecture combined with a proprietary switching technique to reduce glitch energy and to maximize dynamic accuracy. Differential current outputs support single-ended or differential applications. The differential outputs each provide a nominal full-scale current from 2 mA to 20 mA. The AD9753 is manufactured on an advanced low cost 0.35 µm CMOS process. It operates from a single supply of 3.0 V to 3.6 V and consumes 155 mW of power.

Features

AI Translation
  • 12-Bit Dual Muxed Port DAC
  • 300 MSPS Output Update Rate
  • Excellent SFDR and IMD Performance
  • SFDR to Nyquist @ 25 MHz Output: 69 dB
  • Internal Clock Doubling PLL
  • Differential or Single-Ended Clock Input
  • On-Chip 1.2 V Reference
  • Single 3.3 V Supply Operation
  • Power Dissipation: 155 mW @ 3.3 V
  • 48-Lead LQFP

Applications

AI Translation
  • Communications: LMDS, LMCS, MMDS
  • Base Stations
  • Digital Synthesis
  • QAM and OFDM