Images for reference only
EDA ModelsEasyEDA
micron MT25QU01GBBB8E12-0AUT TR
| Manufacturer | |
| MPN | MT25QU01GBBB8E12-0AUT TR |
| LCSC Part # | C6313665 |
| Packaging | TPBGA-24(6x8) |
| Customer # | |
| Key Attributes | 1Gbit 1.7V~2V 133MHz SPI TPBGA-24(6x8) Memory RoHS |
| Datasheet |  micron MT25QU01GBBB8E12-0AUT TR |
| Alternative Parts | 10 |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory | |
| Manufacturer | micron | |
| Packaging | TPBGA-24(6x8) | |
| Operating Temperature | -40℃~+125℃ | |
| Features | Write enable latch;Hardware write protection;Software write protection | |
| Memory Size | 1Gbit | |
| Voltage - Supply | 1.7V~2V | |
| Program / Erase Cycles | 100,000 cycles | |
| Clock Frequency | 133MHz | |
| Data Retention - TDR (Year) | 20 Years | |
| Block Erase Time(tBE) | - | |
| Write Cycle Time(tWC) | - | |
| Page Programming Time (Tpp) | 1.8ms | |
| Standby Supply Current | - | |
| Interface | SPI |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory | |
| Manufacturer | micron | |
| Packaging | TPBGA-24(6x8) | |
| Operating Temperature | -40℃~+125℃ | |
| Features | Write enable latch;Hardware write protection;Software write protection | |
| Memory Size | 1Gbit | |
| Voltage - Supply | 1.7V~2V | |
| Program / Erase Cycles | 100,000 cycles |
| Type | Description | |
|---|---|---|
| Clock Frequency | 133MHz | |
| Data Retention - TDR (Year) | 20 Years | |
| Block Erase Time(tBE) | - | |
| Write Cycle Time(tWC) | - | |
| Page Programming Time (Tpp) | 1.8ms | |
| Standby Supply Current | - | |
| Interface | SPI |
Report an ErrorShow similar products (0) >
Features
AI Translation
- Stacked device (two 512Mb die)
- SPI-compatible serial bus interface
- Single and double transfer rate (STR/DTR)
- Clock frequency – 166 MHz (MAX) for all protocols in STR – 90 MHz (MAX) for all protocols in DTR
- Dual/quad I/O commands for increased throughput up to 90 MB/s
- Supported protocols: Extended, Dual and Quad I/O both STR and DTR
- Execute-in-place (XIP)
- PROGRAM/ERASE SUSPEND operations
- Volatile and nonvolatile configuration settings
- Software reset
- Additional reset pin for selected part numbers
- 3-byte and 4-byte address modes – enable memory access beyond 128Mb
- Dedicated 64-byte OTP area outside main memory – Readable and user-lockable
- Erase capability – Die erase – Sector erase 64KB uniform granularity – Subsector erase 4KB, 32KB granularity
- Erase performance: 400KB/sec (64KB sector)
- Erase performance: 80KB/sec (4KB sub-sector)
- Program performance: 2MB/sec
- Security and write protection – Volatile and nonvolatile locking and software write protection for each 64KB sector – Nonvolatile configuration locking – Password protection Hardware write protection: nonvolatile bits (BP[3:0] and TB) define protected area size – Program/erase protection during power-up – CRC detects accidental changes to raw data
- Electronic signature – JEDEC-standard 3-byte signature (BB21h) – Extended device ID: two additional bytes identify device factory options
- JESD47H-compliant – Minimum 100,000 ERASE cycles per sector – Data retention: 20 years (TYP)
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 33.4265 | $ 33.43 |
| 200+ | $ 13.3387 | $ 2667.74 |
| 500+ | $ 12.892 | $ 6446.00 |
| 1,000+ | $ 12.6725 | $ 12672.50 |
Standard Packaging2500/Full Reel | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory | |
| Manufacturer | micron | |
| Packaging | TPBGA-24(6x8) | |
| Operating Temperature | -40℃~+125℃ | |
| Features | Write enable latch;Hardware write protection;Software write protection | |
| Memory Size | 1Gbit | |
| Voltage - Supply | 1.7V~2V | |
| Program / Erase Cycles | 100,000 cycles | |
| Clock Frequency | 133MHz | |
| Data Retention - TDR (Year) | 20 Years | |
| Block Erase Time(tBE) | - | |
| Write Cycle Time(tWC) | - | |
| Page Programming Time (Tpp) | 1.8ms | |
| Standby Supply Current | - | |
| Interface | SPI |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory | |
| Manufacturer | micron | |
| Packaging | TPBGA-24(6x8) | |
| Operating Temperature | -40℃~+125℃ | |
| Features | Write enable latch;Hardware write protection;Software write protection | |
| Memory Size | 1Gbit | |
| Voltage - Supply | 1.7V~2V | |
| Program / Erase Cycles | 100,000 cycles |
| Type | Description | |
|---|---|---|
| Clock Frequency | 133MHz | |
| Data Retention - TDR (Year) | 20 Years | |
| Block Erase Time(tBE) | - | |
| Write Cycle Time(tWC) | - | |
| Page Programming Time (Tpp) | 1.8ms | |
| Standby Supply Current | - | |
| Interface | SPI |
Report an ErrorShow similar products (0) >
Features
AI Translation
- Stacked device (two 512Mb die)
- SPI-compatible serial bus interface
- Single and double transfer rate (STR/DTR)
- Clock frequency – 166 MHz (MAX) for all protocols in STR – 90 MHz (MAX) for all protocols in DTR
- Dual/quad I/O commands for increased throughput up to 90 MB/s
- Supported protocols: Extended, Dual and Quad I/O both STR and DTR
- Execute-in-place (XIP)
- PROGRAM/ERASE SUSPEND operations
- Volatile and nonvolatile configuration settings
- Software reset
- Additional reset pin for selected part numbers
- 3-byte and 4-byte address modes – enable memory access beyond 128Mb
- Dedicated 64-byte OTP area outside main memory – Readable and user-lockable
- Erase capability – Die erase – Sector erase 64KB uniform granularity – Subsector erase 4KB, 32KB granularity
- Erase performance: 400KB/sec (64KB sector)
- Erase performance: 80KB/sec (4KB sub-sector)
- Program performance: 2MB/sec
- Security and write protection – Volatile and nonvolatile locking and software write protection for each 64KB sector – Nonvolatile configuration locking – Password protection Hardware write protection: nonvolatile bits (BP[3:0] and TB) define protected area size – Program/erase protection during power-up – CRC detects accidental changes to raw data
- Electronic signature – JEDEC-standard 3-byte signature (BB21h) – Extended device ID: two additional bytes identify device factory options
- JESD47H-compliant – Minimum 100,000 ERASE cycles per sector – Data retention: 20 years (TYP)
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | 3A991B1A |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | 3A991B1A |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| Type | Details |
|---|---|
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |
Alternative Parts
| MPN | Manufacturer | Packaging | Availability | Unit Price | ||
|---|---|---|---|---|---|---|
| MT25QU01GBBB8E12-0SIT | micron | TPBGA-24(6x8) | 70 | $ 90.4033 | ||
| S79FS01GSFABHB210 | Infineon | BGA-24(6x8) | 1 | $ 20.3679 | ||
| MT25QU01GBBB8E12-0AUT | micron | TPBGA-24(6x8) | 0 | $ 12.4183 | ||
| MT25QU01GBBB8E12-0AAT TR | micron | TPBGA-24(6x8) | 0 | $ 40.7596 | ||
| MT35XU01GBBA1G12-0AUT | micron | TPBGA-24(6x8) | 0 | $ 24.0802 | ||
| MT35XU01GBBA1G12-0AUT TR | micron | TPBGA-24(6x8) | 0 | $ 41.8995 | ||
| MT35XU01GBBA2G12-0AUT | micron | TPBGA-24(6x8) | 0 | $ 24.0802 | ||
| MX66U1G45GXDJ54 | MXIC | CSPBGA-24(6x8) | 0 | $ 17.7185 | ||
| MT35XU01GBBA1G12-0AAT | micron | TPBGA-24(6x8) | 0 | $ 22.3407 | ||
| MT35XU01GBBA2G12-0AAT | micron | TPBGA-24(6x8) | 0 | $ 20.9246 |