RENESAS R5F571MLCDFP#10
| Manufacturer | |
| MPN | R5F571MLCDFP#10 |
| LCSC Part # | C6164118 |
| Packaging | LFQFP-100(14x14) |
| Customer # | |
| Key Attributes | RXv2 32 Bit 240MHz LFQFP-100(14x14) Microcontrollers RoHS |
| Datasheet | RENESAS R5F571MLCDFP#10 |
| Alternative Parts | 5 |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | RENESAS | |
| Packaging | LFQFP-100(14x14) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit | |
| Number of I/O | 78 | |
| Operating Temperature | -40℃~+85℃ | |
| Program Memory Type | FLASH | |
| Voltage - Supply | 2.7V~3.6V | |
| EEPROM | 64KB | |
| Program Storage Size | 4MB | |
| CPU Core | RXv2 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 240MHz | |
| Oscillator Type | Built-in |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | RENESAS | |
| Packaging | LFQFP-100(14x14) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit | |
| Number of I/O | 78 | |
| Operating Temperature | -40℃~+85℃ | |
| Program Memory Type | FLASH |
| Type | Description | |
|---|---|---|
| Voltage - Supply | 2.7V~3.6V | |
| EEPROM | 64KB | |
| Program Storage Size | 4MB | |
| CPU Core | RXv2 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 240MHz | |
| Oscillator Type | Built-in |
Help & FeedbackShow similar products (0) >
Features
AI Translation
- Maximum operating frequency: 240 MHz
- 480 DMIPS at 240 MHz
- Single-precision 32-bit IEEE-754 floating-point operations
- Two types of multiply-accumulate units (memory-to-memory and register-to-register)
- 32-bit multiplier (fastest instruction execution in one CPU clock cycle)
- Divider (fastest instruction execution in two CPU clock cycles)
- Fast interrupt
- CISC Harvard architecture with 5-stage pipeline
- Variable-length instructions: ultra-compact code
- Memory protection unit support
- JTAG and FINE (single-wire) debug interfaces
- Single supply voltage: 2.7 ~ 3.6 V
- Low power consumption: typical 0.2 mA/MHz with all peripheral functions active
- RTC operable from dedicated power supply
- Four low-power modes
- On-chip code flash up to 4 Mbyte
- Zero wait states up to 120 MHz or on AFU hit; one wait state above 120 MHz on AFU miss
- User code programmable on-board or off-board
- Background programming/erasing
- 64 Kbytes on-chip data flash, reprogrammable up to 100,000 times
- Background programming/erasing
- 512 Kbytes on-chip SRAM (zero wait states except 256 Kbytes at addresses 0004 0000h to 0007 FFFFh when ICLK is set to 120 MHz or faster)
- 32 Kbytes RAM with ECC (single-error correction and double-error detection)
- 8 Kbytes standby RAM (backed up during deep software standby)
- DMAC: 8 channels
- EXDMAC: 2 channels
- Ethernet controller DMAC: 3 channels for 176- and 177-pin products; 2 channels for 100-, 144-, and 145-pin products
- Power-on reset
- Low voltage detection with voltage setting
- External crystal resonator or internal PLL for operation: 8 ~ 24 MHz
- Internal 240-kHz LOCO and HOCO selectable from 16, 18, and 20 MHz
- 120-kHz clock for IWDTa
- Adjustment functions (30-second, leap year, and error correction)
- Selectable real-time clock count and binary count modes
- Time capture function (captures time in response to event signal input)
- 120-kHz (1/2 LOCO frequency) clock operation
- Oscillation stop detection, frequency measurement, CRC, IWDTa, A/D converter self-diagnostic functions, and more
- Register write protection to prevent overwriting of critical register values
- IEEE 1588-compliant Ethernet MAC (2 modules for 176- and 177-pin products)
- PHY-layer (×1) host/function or OTG controller with high-speed USB 2.0 transfer supporting battery charging (176- and 177-pin products only)
- PHY-layer (×1) host/function or OTG controller with full-speed USB 2.0 transfer
- CAN (ISO11898-1 compliant) with 32 mailboxes (up to 3 modules)
- SCIg and SCIh with multiple functions (up to 9), selectable from asynchronous mode, clock synchronous mode, smart card interface mode, simplified SPI, simplified I2C, and extended serial mode
- SCIFA with 16-byte transmit and receive FIFO (up to 4 interfaces)
- I2C bus interface for up to 1 Mbps transfer (up to 2 interfaces)
- Four-wire QSPI (1 interface) in addition to RSPIa (2 interfaces)
- Parallel data capture unit for CMOS camera interface (not available for 100-pin products)
- SD host interface (optional: 1 interface) with 1-bit or 4-bit SD bus for SD memory cards or SDIO
- MMCIF supporting 1-bit, 4-bit, or 8-bit transfer bus width
- Bus for full-speed data transfer (maximum operating frequency 60 MHz)
- 8 CS areas
- Selectable 8-bit, 16-bit, or 32-bit bus space per area
- Dedicated SDRAM area (128 Mbytes)
- Up to 29 extended function timers
- 16-bit TPUa, MTU3a, and GPTA: input capture, output compare, PWM waveform output
- 8-bit TMRa (4 channels), 16-bit CMT (4 channels), 32-bit CMTW (2 channels)
- Two 12-bit units (Unit 0: 8 channels; Unit 1: 21 channels)
- Self-diagnosis
- Analog input disconnection detection
- 12-bit D/A converter: 2 channels
- Selectable on-chip op-amp output or direct input
- Temperature sensor for measuring on-chip temperature
- Encryption (optional)
- AES (key lengths: 128, 192, and 256 bits)
- DES (key lengths: 56 bits; 3 × 56 bits)
- SHA (SHA-1, SHA-2, HMAC)
- Up to 127 general-purpose I/O port pins
- 5 V tolerant, open-drain, input pull-up, switchable drive capability
- D version: –40℃ ~ +85℃
- G version: –40℃ ~ +105℃
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 39.5326 | $ 39.53 |
| 200+ | $ 15.7748 | $ 3154.96 |
| 720+ | $ 15.2471 | $ 10977.91 |
| 1,440+ | $ 14.9863 | $ 21580.27 |
Standard Packaging720/Full Tray | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | RENESAS | |
| Packaging | LFQFP-100(14x14) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit | |
| Number of I/O | 78 | |
| Operating Temperature | -40℃~+85℃ | |
| Program Memory Type | FLASH | |
| Voltage - Supply | 2.7V~3.6V | |
| EEPROM | 64KB | |
| Program Storage Size | 4MB | |
| CPU Core | RXv2 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 240MHz | |
| Oscillator Type | Built-in |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | RENESAS | |
| Packaging | LFQFP-100(14x14) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit | |
| Number of I/O | 78 | |
| Operating Temperature | -40℃~+85℃ | |
| Program Memory Type | FLASH |
| Type | Description | |
|---|---|---|
| Voltage - Supply | 2.7V~3.6V | |
| EEPROM | 64KB | |
| Program Storage Size | 4MB | |
| CPU Core | RXv2 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 240MHz | |
| Oscillator Type | Built-in |
Help & FeedbackShow similar products (0) >
Features
AI Translation
- Maximum operating frequency: 240 MHz
- 480 DMIPS at 240 MHz
- Single-precision 32-bit IEEE-754 floating-point operations
- Two types of multiply-accumulate units (memory-to-memory and register-to-register)
- 32-bit multiplier (fastest instruction execution in one CPU clock cycle)
- Divider (fastest instruction execution in two CPU clock cycles)
- Fast interrupt
- CISC Harvard architecture with 5-stage pipeline
- Variable-length instructions: ultra-compact code
- Memory protection unit support
- JTAG and FINE (single-wire) debug interfaces
- Single supply voltage: 2.7 ~ 3.6 V
- Low power consumption: typical 0.2 mA/MHz with all peripheral functions active
- RTC operable from dedicated power supply
- Four low-power modes
- On-chip code flash up to 4 Mbyte
- Zero wait states up to 120 MHz or on AFU hit; one wait state above 120 MHz on AFU miss
- User code programmable on-board or off-board
- Background programming/erasing
- 64 Kbytes on-chip data flash, reprogrammable up to 100,000 times
- Background programming/erasing
- 512 Kbytes on-chip SRAM (zero wait states except 256 Kbytes at addresses 0004 0000h to 0007 FFFFh when ICLK is set to 120 MHz or faster)
- 32 Kbytes RAM with ECC (single-error correction and double-error detection)
- 8 Kbytes standby RAM (backed up during deep software standby)
- DMAC: 8 channels
- EXDMAC: 2 channels
- Ethernet controller DMAC: 3 channels for 176- and 177-pin products; 2 channels for 100-, 144-, and 145-pin products
- Power-on reset
- Low voltage detection with voltage setting
- External crystal resonator or internal PLL for operation: 8 ~ 24 MHz
- Internal 240-kHz LOCO and HOCO selectable from 16, 18, and 20 MHz
- 120-kHz clock for IWDTa
- Adjustment functions (30-second, leap year, and error correction)
- Selectable real-time clock count and binary count modes
- Time capture function (captures time in response to event signal input)
- 120-kHz (1/2 LOCO frequency) clock operation
- Oscillation stop detection, frequency measurement, CRC, IWDTa, A/D converter self-diagnostic functions, and more
- Register write protection to prevent overwriting of critical register values
- IEEE 1588-compliant Ethernet MAC (2 modules for 176- and 177-pin products)
- PHY-layer (×1) host/function or OTG controller with high-speed USB 2.0 transfer supporting battery charging (176- and 177-pin products only)
- PHY-layer (×1) host/function or OTG controller with full-speed USB 2.0 transfer
- CAN (ISO11898-1 compliant) with 32 mailboxes (up to 3 modules)
- SCIg and SCIh with multiple functions (up to 9), selectable from asynchronous mode, clock synchronous mode, smart card interface mode, simplified SPI, simplified I2C, and extended serial mode
- SCIFA with 16-byte transmit and receive FIFO (up to 4 interfaces)
- I2C bus interface for up to 1 Mbps transfer (up to 2 interfaces)
- Four-wire QSPI (1 interface) in addition to RSPIa (2 interfaces)
- Parallel data capture unit for CMOS camera interface (not available for 100-pin products)
- SD host interface (optional: 1 interface) with 1-bit or 4-bit SD bus for SD memory cards or SDIO
- MMCIF supporting 1-bit, 4-bit, or 8-bit transfer bus width
- Bus for full-speed data transfer (maximum operating frequency 60 MHz)
- 8 CS areas
- Selectable 8-bit, 16-bit, or 32-bit bus space per area
- Dedicated SDRAM area (128 Mbytes)
- Up to 29 extended function timers
- 16-bit TPUa, MTU3a, and GPTA: input capture, output compare, PWM waveform output
- 8-bit TMRa (4 channels), 16-bit CMT (4 channels), 32-bit CMTW (2 channels)
- Two 12-bit units (Unit 0: 8 channels; Unit 1: 21 channels)
- Self-diagnosis
- Analog input disconnection detection
- 12-bit D/A converter: 2 channels
- Selectable on-chip op-amp output or direct input
- Temperature sensor for measuring on-chip temperature
- Encryption (optional)
- AES (key lengths: 128, 192, and 256 bits)
- DES (key lengths: 56 bits; 3 × 56 bits)
- SHA (SHA-1, SHA-2, HMAC)
- Up to 127 general-purpose I/O port pins
- 5 V tolerant, open-drain, input pull-up, switchable drive capability
- D version: –40℃ ~ +85℃
- G version: –40℃ ~ +105℃
C6164118 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | 3A991A2 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | 3A991A2 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Type | Details |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |
Alternative Parts
| MPN | Manufacturer | Alternative Type | Packaging | Availability | Unit Price | ||
|---|---|---|---|---|---|---|---|
| R5F571MLDDFP#10 | RENESAS | Similar | LFQFP-100(14x14) | 0 | $ 39.1534 | ||
| R5F571MLCGFP#V0 | RENESAS | Similar | LFQFP-100(14x14) | 0 | $ 44.0677 | ||
| R5F571MLDGFP#V0 | RENESAS | Similar | LFQFP-100(14x14) | 0 | $ 41.541 | ||
| R5F571MLGGFP#V0 | RENESAS | Similar | LFQFP-100(14x14) | 0 | $ 41.797 | ||
| R5F571MLHGFP#V0 | RENESAS | Similar | LFQFP-100(14x14) | 0 | $ 42.1983 |

