LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC2G14GM,115 product image
  • 74LVC2G14GM,115 thumbnail 1
  • 74LVC2G14GM,115 thumbnail 2
  • 74LVC2G14GM,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC2G14GM,115RoHS

Manufacturer
MPN
74LVC2G14GM,115
LCSC Part #
C548598
Packaging
XSON-6(1x1.5)
Customer #
Key Attributes
Dual inverting Schmitt trigger with 5 V tolerant input
Datasheetpdf iconNexperia 74LVC2G14GM,115
In-Stock: 1,265
1,265 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1857$ 0.93
50+$ 0.1438$ 7.19
150+$ 0.1258$ 18.87
500+$ 0.1034$ 51.70
2,500+$ 0.0934$ 233.50
5,000+$ 0.0874$ 437.00
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingXSON-6(1x1.5)
Logic Family74LVC
Input TypeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output Logic Level - Low-
Propagation Delay4.3ns@5.5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - Low-
Input Logic Level - High-
Operating Temperature-40℃~+125℃
Number of Circuits2
Output Logic Level - High-
Quiescent Current(Iq)4uA
Number of Channels-
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging5000
Sales UnitPiece

Introduction

AI Translation

The 74LVC2G14 is a dual inverter with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • High noise immunity
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low power dissipation
  • Direct interface with TTL levels
  • Unlimited rise and fall times
  • Overvoltage tolerant inputs to 5.5 V
  • IOFF circuitry provides partial Power-down mode operation
  • Latch-up performance exceeds 250 mA
  • Complies with JEDEC standard:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
    • JESD36 (4.5 V to 5.5 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Wave and pulse shaper
  • Astable multivibrator
  • Monostable multivibrator