LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC157ADB,112 product image
Images for reference only

Nexperia 74LVC157ADB,112RoHS

Manufacturer
MPN
74LVC157ADB,112
LCSC Part #
C548127
Packaging
SSOP-16-208mil
Customer #
Key Attributes
1.65V~3.6V 0.1uA 2.5ns@3.6V,50pF SSOP-16-208mil Signal Switches, Multiplexers, Decoders RoHS
Datasheetpdf iconNexperia 74LVC157ADB,112
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 0.0852$ 0.09
10+$ 0.0693$ 0.69
30+$ 0.0613$ 1.84
100+$ 0.0554$ 5.54
500+$ 0.0506$ 25.30
1,092+$ 0.0482$ 52.63
Standard Packaging1092/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Signal Switches, Multiplexers, Decoders
ManufacturerNexperia
PackagingSSOP-16-208mil
Type-
Voltage - Supply1.65V~3.6V
Number of Channels-
Operating Temperature-40℃~+125℃
FeaturesLevel shifting
Quiescent Current0.1uA
Current - Output High(IOH)-
Propagation Delay2.5ns@3.6V,50pF
Current - Output Low(IOL)-

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging1092
Sales UnitPiece

Introduction

AI Translation

The 74LVC157A is a quad 2-input multiplexer that selects four bits of data from two sources under the control of a common data select input (S). The four outputs present the selected data in true (non-inverting) form. The enable input (E) is active LOW. When pin E is HIGH, all outputs (1Y through 4Y) are forced LOW regardless of all other input conditions. A common application of the 74LVC157A is to move data from two groups of registers to four common output buses. The state of the common data select input (S) determines which particular register the data comes from. It can also be used as a function generator. By generating any 4 of the 16 different functions of two variables with one common variable, it is useful for implementing highly irregular logic. The device is the logic implementation of a 4-pole, 2-position switch, where the switch position is determined by the logic level applied to pin S. The inputs can be driven by 3.3 V or 5 V devices. This feature allows these devices to be used as translators in mixed 3.3 V and 5 V applications.

Features

AI Translation
  • 5V-tolerant inputs for interfacing with 5V logic
  • Wide supply voltage range: 1.2V to 3.6V
  • CMOS low power consumption
  • Direct TTL-level interface
  • JEDEC compliant:
    • JESD8-7A (1.65V to 1.95V)
    • JESD8-5A (2.3V to 2.7V)
    • JESD8-C/JESD36 (2.7V to 3.6V)
  • ESD protection:
    • HBM JESD22-A114F exceeds 2000V
    • MM JESD22-A115-B exceeds 200V
    • CDM JESD22-C101E exceeds 1000V
  • Operating temperature range: -40°C to +85°C and -40°C to +125°C

Applications

AI Translation
  • Move data from two register banks to four common output buses
  • Implement highly irregular logic by generating any 4 of 16 different functions of two variables (one variable shared)
  • Function generator
  • Level translator in mixed 3.3 V and 5 V applications