LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74HCT373PW,118 product image
  • 74HCT373PW,118 thumbnail 1
  • 74HCT373PW,118 thumbnail 2
  • 74HCT373PW,118 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74HCT373PW,118RoHS

Manufacturer
Nexperia
MPN
74HCT373PW,118
LCSC Part #
C547621
Packaging
TSSOP-20
Customer #
Key Attributes
Octal D-type transparent latch; 3-state
Datasheetpdf iconNexperia 74HCT373PW,118
In-Stock: 20
20 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.3599$ 1.80
50+$ 0.286$ 14.30
150+$ 0.2544$ 38.16
500+$ 0.2149$ 107.45
2,500+$ 0.1973$ 493.25
5,000+$ 0.1867$ 933.50
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Latches
ManufacturerNexperia
PackagingTSSOP-20
Quiescent Current8uA
Series74HCT
Logic TypeD Latch
Voltage - Supply4.5V~5.5V
Current - Output Low(IOL)-
Operating Temperature-40℃~+125℃
Output TypeTri-State
Current - Output High(IOH)-
Setup Time6ns
Number of Gates8
Hold Time-1ns
Propagation Delay17ns
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The 74HC373; 74HCT373 is an octal D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

AI Translation
  • Wide supply voltage range from 2.0 V to 6.0 V
  • CMOS low power dissipation
  • High noise immunity
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V), JESD7A (2.0 V to 6.0 V)
  • Input levels: For 74HC373: CMOS level; For 74HCT373: TTL level
  • 3-state non-inverting outputs for bus oriented applications
  • Common 3-state output enable input
  • ESD protection: HBM JESD22-A114F exceeds 2000 V; MM JESD22-A115-A exceeds 200 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and from -40 ℃ to +125 ℃