LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74HC273PW-Q100J product image
  • 74HC273PW-Q100J thumbnail 1
  • 74HC273PW-Q100J thumbnail 2
  • 74HC273PW-Q100J thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74HC273PW-Q100JRoHS

Manufacturer
Nexperia
MPN
74HC273PW-Q100J
LCSC Part #
C546792
Packaging
TSSOP-20
Customer #
Key Attributes
2V~6V 8 1 26ns@6V,50pF TSSOP-20 Flip Flops RoHS
Datasheetpdf iconNexperia 74HC273PW-Q100J
In-Stock: 250
250 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.3922$ 0.39
10+$ 0.3841$ 3.84
30+$ 0.3776$ 11.33
100+$ 0.3711$ 37.11
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Flip Flops
ManufacturerNexperia
PackagingTSSOP-20
Operating Temperature-40℃~+125℃
Voltage - Supply2V~6V
Number of Bits per Element8
Series74HC Series
Output Type-
Number of Elements1
Current - Output High(IOH)5.2mA
Current - Output Low(IOL)5.2mA
Quiescent Current8uA
Propagation Delay26ns@6V,50pF
Trigger TypeRising Edge
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

74HC273-Q100; 74HCT273-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features

AI Translation
  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  • Specified from -40°C to +85°C and from -40°C to +125°C
  • Wide supply voltage range from 2.0 V to 6.0 V
  • CMOS low power dissipation
  • High noise immunity
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V)
  • Input levels:
    • For 74HC273-Q100: CMOS level
    • For 74HCT273-Q100: TTL level
  • Common clock and master reset
  • Eight positive edge-triggered D-type flip-flops
  • ESD protection:
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
  • Multiple package options
  • DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints