LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74HC1GU04GV,125 product image
Images for reference only

Nexperia 74HC1GU04GV,125RoHS

Manufacturer
MPN
74HC1GU04GV,125
LCSC Part #
C546710
Packaging
SC-74A
Customer #
Key Attributes
Single unbuffered inverter
Datasheetpdf iconNexperia 74HC1GU04GV,125
In-Stock: 5,925
5,925 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.07$ 0.35
50+$ 0.0611$ 3.06
150+$ 0.0566$ 8.49
500+$ 0.0533$ 26.65
3,000+$ 0.0506$ 151.80
6,000+$ 0.0492$ 295.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingSC-74A
Logic Family74HC
Input Type-
Voltage - Supply2V~6V
Output Logic Level - Low200mV;500mV
Propagation Delay18ns@6V,50pF
Features-
Operating Temperature-40℃~+125℃
Input Logic Level - Low300mV~1.2V
Input Logic Level - High1.7V~4.8V
Number of Circuits1
Output Logic Level - High1.8V;4V;5.5V
Quiescent Current(Iq)20uA
Number of Channels1
Current - Output High(IOH)2.6mA
Current - Output Low(IOL)2.6mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74HC1GU04 is a single unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

AI Translation
  • Wide supply voltage range from 2.0 to 6.0 V
  • High noise immunity
  • Symmetrical output impedance
  • CMOS low power dissipation
  • Balanced propagation delays
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 ℃ to 85 ℃ and -40 ℃ to 125 ℃

Applications

AI Translation
  • Linear amplifier
  • In crystal oscillator design