Images for reference only
EDA ModelsEasyEDA
Nexperia 74AUP2G08GN,115
| Manufacturer | |
| MPN | 74AUP2G08GN,115 |
| LCSC Part # | C546054 |
| Packaging | XSON-8(1x1.2) |
| Customer # | |
| Key Attributes | Schmitt trigger 800mV~3.6V 6.2ns@3.3V,30pF 500nA XSON-8(1x1.2) Gates and Inverters RoHS |
| Datasheet | Nexperia 74AUP2G08GN,115 |
| RoHS Compliance | 2 documents available |
| Alternative Parts | 1 |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x1.2) | |
| output type | - | |
| Input Type | Schmitt trigger | |
| Logic Family | 74AUP Series | |
| Voltage - Supply | 800mV~3.6V | |
| Output Logic Level - Low | - | |
| Propagation Delay | 6.2ns@3.3V,30pF | |
| Features | Local shutdown mode;Overvoltage-tolerant input | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - Low | 700mV~900mV | |
| Input Logic Level - High | 1.6V~2V | |
| Output Logic Level - High | - | |
| Quiescent Current(Iq) | 500nA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 4mA | |
| Current - Output Low(IOL) | 4mA |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x1.2) | |
| output type | - | |
| Input Type | Schmitt trigger | |
| Logic Family | 74AUP Series | |
| Voltage - Supply | 800mV~3.6V | |
| Output Logic Level - Low | - | |
| Propagation Delay | 6.2ns@3.3V,30pF |
| Type | Description | |
|---|---|---|
| Features | Local shutdown mode;Overvoltage-tolerant input | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - Low | 700mV~900mV | |
| Input Logic Level - High | 1.6V~2V | |
| Output Logic Level - High | - | |
| Quiescent Current(Iq) | 500nA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 4mA | |
| Current - Output Low(IOL) | 4mA |
Help & FeedbackShow similar products (0) >
Introduction
AI Translation
The 74AUP2G08 is a dual 2-input AND gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Features
AI Translation
- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- CMOS low power dissipation
- Low static power consumption; I₍CC₎ = 0.9 μA (maximum)
- Latch-up performance exceeds 100 mA per JESD78 Class II
- Overvoltage tolerant inputs to 3.6 V
- Low noise overshoot and undershoot < 10 % of V₍CC₎
- IOFF circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1.2 V to 1.95 V) JESD8-5 (1.8 V to 2.7 V) JESD8-B (2.7 V to 3.6 V)
- ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 0.9618 | $ 0.96 |
| 200+ | $ 0.3721 | $ 74.42 |
| 500+ | $ 0.3597 | $ 179.85 |
| 1,000+ | $ 0.3536 | $ 353.60 |
Standard Packaging5000/Full Reel | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x1.2) | |
| output type | - | |
| Input Type | Schmitt trigger | |
| Logic Family | 74AUP Series | |
| Voltage - Supply | 800mV~3.6V | |
| Output Logic Level - Low | - | |
| Propagation Delay | 6.2ns@3.3V,30pF | |
| Features | Local shutdown mode;Overvoltage-tolerant input | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - Low | 700mV~900mV | |
| Input Logic Level - High | 1.6V~2V | |
| Output Logic Level - High | - | |
| Quiescent Current(Iq) | 500nA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 4mA | |
| Current - Output Low(IOL) | 4mA |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x1.2) | |
| output type | - | |
| Input Type | Schmitt trigger | |
| Logic Family | 74AUP Series | |
| Voltage - Supply | 800mV~3.6V | |
| Output Logic Level - Low | - | |
| Propagation Delay | 6.2ns@3.3V,30pF |
| Type | Description | |
|---|---|---|
| Features | Local shutdown mode;Overvoltage-tolerant input | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - Low | 700mV~900mV | |
| Input Logic Level - High | 1.6V~2V | |
| Output Logic Level - High | - | |
| Quiescent Current(Iq) | 500nA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 4mA | |
| Current - Output Low(IOL) | 4mA |
Help & FeedbackShow similar products (0) >
Introduction
AI Translation
The 74AUP2G08 is a dual 2-input AND gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Features
AI Translation
- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- CMOS low power dissipation
- Low static power consumption; I₍CC₎ = 0.9 μA (maximum)
- Latch-up performance exceeds 100 mA per JESD78 Class II
- Overvoltage tolerant inputs to 3.6 V
- Low noise overshoot and undershoot < 10 % of V₍CC₎
- IOFF circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1.2 V to 1.95 V) JESD8-5 (1.8 V to 2.7 V) JESD8-B (2.7 V to 3.6 V)
- ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
C546054 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
Alternative Parts
| MPN | Manufacturer | Alternative Type | Packaging | Availability | Unit Price | ||
|---|---|---|---|---|---|---|---|
| 74AUP2G08RA3-7 | DIODES | Similar | X2-DFN1210-8 | 0 | $ 0.1483 |