LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TECH PUBLIC SN74LVC11APWR-TP product image
  • SN74LVC11APWR-TP thumbnail 1
  • SN74LVC11APWR-TP thumbnail 2
  • SN74LVC11APWR-TP thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TECH PUBLIC SN74LVC11APWR-TPRoHS

Manufacturer
TECH PUBLICAsian Brands
MPN
SN74LVC11APWR-TP
LCSC Part #
C54561940
Packaging
TSSOP-14
Customer #
Key Attributes
Schmitt trigger 10nA 1.1V~3.6V 4.6ns@3.6V,15pF TSSOP-14 Gates and Inverters RoHS
Datasheetpdf iconTECH PUBLIC SN74LVC11APWR-TP
In-Stock: 2,495
2,495 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.2568$ 1.28
50+$ 0.2031$ 10.16
150+$ 0.1801$ 27.02
500+$ 0.1515$ 75.75
2,500+$ 0.1387$ 346.75
5,000+$ 0.131$ 655.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTECH PUBLIC
PackagingTSSOP-14
output type-
Input TypeSchmitt trigger
Logic Family74LVC
Input Logic Level - Low120mV;700mV;800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.08V;1.7V;2V
Output Logic Level - High1.2V;1.9V;2.2V;2.4V;2.8V
Quiescent Current(Iq)10nA
Voltage - Supply1.1V~3.6V
Number of Channels3;3
Propagation Delay4.6ns@3.6V,15pF
Output Logic Level - Low100mV;450mV;300mV;400mV;550mV
Report an ErrorShow similar products (0) >

Introduction

AI Translation

Three 3-input AND functions are provided. Inputs can be driven by 3.0 V or 3.6 V devices. This feature allows these devices to be used as translators in mixed 3.0 V and 3.6 V environments. Schmitt-trigger action on all inputs enables the circuit to tolerate slower input rise and fall times. The device is fully characterized for partial-power-down applications using IOFF. The IOFF circuit disables the outputs, preventing damaging reverse current flow through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.1 V to 3.6 V
  • CMOS low power consumption
  • Overvoltage-tolerant inputs up to 5.5 V
  • Latch-up performance exceeds 250 mA
  • Direct TTL-level interface
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-003 Class A exceeds 6000 V; CDM ANSI/ESDA/JEDEC JS-002 C3 exceeds 2000 V
  • I<sub>OFF</sub> circuit enables partial power-down mode operation
  • JEDEC standard compliant: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V)
  • Package: TSSOP-14