- Pinout
- Footprint
Images for reference only
EDA ModelsEasyEDA
TECH PUBLIC SN74AHC04PWR-TP
| Manufacturer | TECH PUBLICAsian Brands |
| MPN | SN74AHC04PWR-TP |
| LCSC Part # | C54561896 |
| Packaging | TSSOP-14 |
| Customer # | |
| Key Attributes | Schmitt trigger 10uA 2V~5.5V 6 2.9ns@4.5V~5.5V,15pF TSSOP-14 Gates and Inverters |
| Datasheet | TECH PUBLIC SN74AHC04PWR-TP |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TECH PUBLIC | |
| Packaging | TSSOP-14 | |
| Input Type | Schmitt trigger | |
| Operating Temperature | -40℃~+125℃ | |
| Logic Family | 74AHC | |
| Input Logic Level - High | 1.7V;2V | |
| Input Logic Level - Low | 700mV;800mV | |
| Output Logic Level - High | 1.5V;1.9V;2.2V;2.4V;3.8V | |
| Quiescent Current(Iq) | 10uA | |
| Voltage - Supply | 2V~5.5V | |
| Number of Channels | 6 | |
| Propagation Delay | 2.9ns@4.5V~5.5V,15pF | |
| Output Logic Level - Low | 100mV;450mV;300mV;400mV;550mV |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TECH PUBLIC | |
| Packaging | TSSOP-14 | |
| Input Type | Schmitt trigger | |
| Operating Temperature | -40℃~+125℃ | |
| Logic Family | 74AHC | |
| Input Logic Level - High | 1.7V;2V |
| Type | Description | |
|---|---|---|
| Input Logic Level - Low | 700mV;800mV | |
| Output Logic Level - High | 1.5V;1.9V;2.2V;2.4V;3.8V | |
| Quiescent Current(Iq) | 10uA | |
| Voltage - Supply | 2V~5.5V | |
| Number of Channels | 6 | |
| Propagation Delay | 2.9ns@4.5V~5.5V,15pF | |
| Output Logic Level - Low | 100mV;450mV;300mV;400mV;550mV |
Help & FeedbackShow similar products (0) >
Introduction
AI Translation
This is a hex inverter. The inputs can be driven by 3.3 V or 5 V devices. This feature allows these devices to be used as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully specified for partial-power-down applications using IOFF. The IOFF circuit disables the outputs, preventing potentially destructive backflow current through the device when it is powered down.
Features
AI Translation
- Wide supply voltage range: 2 V to 5.5 V
- CMOS low power consumption
- Overvoltage-tolerant inputs up to 5.5 V
- Latch-up performance exceeds 250 mA
- Direct TTL-level interface compatible
- ESD protection: HBM ANSI/ESDA/JEDEC JS-003 Class A exceeds 6000 V, CDM ANSI/ESDA/JEDEC JS-002 C3 exceeds 2000 V
- I<sub>OFF</sub> circuitry enables partial power-down mode operation
- JEDEC standards compliant: JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
- Package: TSSOP-14
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement
In-Stock: 2,500
2,500 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 5+ | $ 0.1212 | $ 0.61 |
| 50+ | $ 0.0953 | $ 4.77 |
| 150+ | $ 0.0823 | $ 12.35 |
| 500+ | $ 0.0726 | $ 36.30 |
| 2,500+ | $ 0.0649 | $ 162.25 |
| 5,000+ | $ 0.061 | $ 305.00 |
Standard Packaging2500/Full Reel | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TECH PUBLIC | |
| Packaging | TSSOP-14 | |
| Input Type | Schmitt trigger | |
| Operating Temperature | -40℃~+125℃ | |
| Logic Family | 74AHC | |
| Input Logic Level - High | 1.7V;2V | |
| Input Logic Level - Low | 700mV;800mV | |
| Output Logic Level - High | 1.5V;1.9V;2.2V;2.4V;3.8V | |
| Quiescent Current(Iq) | 10uA | |
| Voltage - Supply | 2V~5.5V | |
| Number of Channels | 6 | |
| Propagation Delay | 2.9ns@4.5V~5.5V,15pF | |
| Output Logic Level - Low | 100mV;450mV;300mV;400mV;550mV |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TECH PUBLIC | |
| Packaging | TSSOP-14 | |
| Input Type | Schmitt trigger | |
| Operating Temperature | -40℃~+125℃ | |
| Logic Family | 74AHC | |
| Input Logic Level - High | 1.7V;2V |
| Type | Description | |
|---|---|---|
| Input Logic Level - Low | 700mV;800mV | |
| Output Logic Level - High | 1.5V;1.9V;2.2V;2.4V;3.8V | |
| Quiescent Current(Iq) | 10uA | |
| Voltage - Supply | 2V~5.5V | |
| Number of Channels | 6 | |
| Propagation Delay | 2.9ns@4.5V~5.5V,15pF | |
| Output Logic Level - Low | 100mV;450mV;300mV;400mV;550mV |
Help & FeedbackShow similar products (0) >
Introduction
AI Translation
This is a hex inverter. The inputs can be driven by 3.3 V or 5 V devices. This feature allows these devices to be used as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully specified for partial-power-down applications using IOFF. The IOFF circuit disables the outputs, preventing potentially destructive backflow current through the device when it is powered down.
Features
AI Translation
- Wide supply voltage range: 2 V to 5.5 V
- CMOS low power consumption
- Overvoltage-tolerant inputs up to 5.5 V
- Latch-up performance exceeds 250 mA
- Direct TTL-level interface compatible
- ESD protection: HBM ANSI/ESDA/JEDEC JS-003 Class A exceeds 6000 V, CDM ANSI/ESDA/JEDEC JS-002 C3 exceeds 2000 V
- I<sub>OFF</sub> circuitry enables partial power-down mode operation
- JEDEC standards compliant: JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
- Package: TSSOP-14
Compliance & Export Codes
| Type | Details |
|---|---|
| ECCN | - |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| ECCN | - |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |