LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TECH PUBLIC 74AHC125PW-TP product image
  • 74AHC125PW-TP thumbnail 1
  • 74AHC125PW-TP thumbnail 2
  • 74AHC125PW-TP thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TECH PUBLIC 74AHC125PW-TPRoHS

Manufacturer
TECH PUBLICAsian Brands
MPN
74AHC125PW-TP
LCSC Part #
C54561784
Packaging
TSSOP-14
Customer #
Key Attributes
Schmitt trigger 2V~5.5V 4 1 4.5ns@5.5V,15pF 40uA TSSOP-14 Buffers, Drivers, Receivers, Transceivers RoHS
Datasheetpdf iconTECH PUBLIC 74AHC125PW-TP
In-Stock: 2,705
2,705 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.3014$ 1.51
50+$ 0.2385$ 11.93
150+$ 0.2115$ 31.73
500+$ 0.1778$ 88.90
2,500+$ 0.1628$ 407.00
5,000+$ 0.1538$ 769.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTECH PUBLIC
PackagingTSSOP-14
Current - Output High(IOH)32mA
Input typeSchmitt trigger
Series74AHC
Voltage - Supply2V~5.5V
Operating Temperature-40℃~+125℃
Output TypeTri-State
Current - Output Low(IOL)32mA
Number of Bits per Element4
Channel TypeUnidirectional
Number of Elements1
Propagation Delay4.5ns@5.5V,15pF
Quiescent Current40uA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

This is a quad buffer/line driver with 3-state outputs controlled by an output enable input (nOE). When nOE is high, the outputs enter a high-impedance off state. The inputs can be driven by 3.3 V or 5 V devices. This feature allows these devices to be used as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action on all inputs enables the circuit to tolerate slower input rise and fall times. The device is fully specified for partial-power-down applications using IOFF.

Features

AI Translation
  • Wide supply voltage range: 2 V ~ 5.5 V
  • CMOS low power consumption
  • Overvoltage-tolerant inputs up to 5.5 V
  • Latch-up performance exceeds 250 mA
  • Direct TTL-level interface capability
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-003 Class A exceeds 6000 V, CDM ANSI/ESDA/JEDEC JS-002 C3 exceeds 2000 V
  • I<sub>OFF</sub> circuitry enables partial power-down mode operation
  • JEDEC standards compliant: JESD8-5 (2.3 V ~ 2.7 V), JESD8C (2.7 V ~ 3.6 V), JESD36 (4.5 V ~ 5.5 V)
  • Package: TSSOP-14