LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74ABT125DR product image
  • SN74ABT125DR thumbnail 1
  • SN74ABT125DR thumbnail 2
  • SN74ABT125DR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74ABT125DRRoHS

Manufacturer
MPN
SN74ABT125DR
LCSC Part #
C544863
Packaging
SOIC-14
Customer #
Key Attributes
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
Datasheetpdf iconTI SN74ABT125DR
In-Stock: 3,910
3,910 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.6087$ 0.61
10+$ 0.5192$ 5.19
30+$ 0.4558$ 13.67
100+$ 0.4037$ 40.37
500+$ 0.3874$ 193.70
1,000+$ 0.3776$ 377.60
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingSOIC-14
Input type-
Voltage - Supply4.5V~5.5V
Output TypeTri-State
Current - Output High(IOH)32mA
Series74ABT
Operating Temperature-40℃~+85℃
Current - Output Low(IOL)64mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesPower-off isolation;Output enable;Hot-swap support
Number of Elements4
Quiescent Current250uA
Propagation Delay3.2ns@5V,50pF

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 'ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Features

AI Translation
  • Typical V_OLP (Output Ground Bounce) < 1V at V_CC = 5V T_A = 25℃
  • High-Drive Outputs (-32 - mAIoH, 64 - mAIoL)
  • Ioff and Power-Up 3-State Support Hot Insertion
  • Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
  • ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A)