Images for reference only
EDA ModelsEasyEDA
Infineon SAK-XC2287-96F80L AC
| Manufacturer | |
| MPN | SAK-XC2287-96F80L AC |
| LCSC Part # | C538921 |
| Packaging | LQFP-144(20x20) |
| Customer # | |
| Key Attributes | LQFP-144(20x20) Microcontrollers RoHS |
| Datasheet |  Infineon SAK-XC2287-96F80L AC |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | Infineon | |
| Packaging | LQFP-144(20x20) |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 500 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- High-performance CPU with five-stage pipeline
- 12.5 ns instruction cycle at 80 MHz CPU clock (single-cycle execution)
- One-cycle 32-bit addition and subtraction with 40-bit result
- One-cycle multiplication (16×16 bit)
- Background division (32 / 16 bit) in 21 cycles
- One-cycle multiply-and-accumulate (MAC) instructions
- Enhanced Boolean bit manipulation facilities
- Zero-cycle jump execution
- Additional instructions to support HLL and operating systems
- Register-based design with multiple variable register banks
- Fast context switching support with two additional local register banks
- 16 Mbytes total linear address space for code and data
- 1024 Bytes on-chip special function register area (C166 Family compatible)
- Interrupt system with 16 priority levels for up to 87 sources
- Selectable external inputs for interrupt generation and wake-up
- Fastest sample-rate 12.5 ns
- Eight-channel interrupt-driven single-cycle data transfer with Peripheral Event Controller (PEC), 24-bit pointers cover total address space
- Clock generation from internal or external clock sources, using on-chip PLL or prescaler
- On-chip memory modules
- 1 Kbyte on-chip stand-by RAM (SBRAM)
- 2 Kbytes on-chip dual-port RAM (DPRAM)
- 16 Kbytes on-chip data SRAM (DSRAM)
- Up to 64 Kbytes on-chip program/data SRAM (PSRAM)
- Up to 768 Kbytes on-chip program memory (Flash memory)
- On-Chip Peripheral Modules
- Two Synchronizable A/D Converters with up to 24 channels, 10-bit resolution, conversion time below 1 μs, optional data preprocessing (data reduction, range check)
- 16-channel general purpose capture/compare unit (CAPCOM2)
- Up to four capture/compare units for flexible PWM signal generation (CCU6x)
- Multi-functional general purpose timer unit with 5 timers
- Up to 6 serial interface channels to be used as UART, LIN, high-speed synchronous channel (SPI/QSPI), IIC bus interface (10-bit addressing, 400 kbit/s), IIS interface
- On-chip MultiCAN interface (Rev. 2.0B active) with up to 128 message objects (Full CAN/Basic CAN) on up to 5 CAN nodes and gateway functionality
- On-chip real time clock
- Up to 12 Mbytes external address space for code and data
- Programmable external bus characteristics for different address ranges
- Multiplexed or demultiplexed external address/data buses
- Selectable address bus width
Out of Stock
Notify Me
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 11.462 | $ 11.46 |
| 10+ | $ 10.9144 | $ 109.14 |
| 30+ | $ 9.9642 | $ 298.93 |
| 100+ | $ 9.136 | $ 913.60 |
Standard Packaging500/Full Reel | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | Infineon | |
| Packaging | LQFP-144(20x20) |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 500 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- High-performance CPU with five-stage pipeline
- 12.5 ns instruction cycle at 80 MHz CPU clock (single-cycle execution)
- One-cycle 32-bit addition and subtraction with 40-bit result
- One-cycle multiplication (16×16 bit)
- Background division (32 / 16 bit) in 21 cycles
- One-cycle multiply-and-accumulate (MAC) instructions
- Enhanced Boolean bit manipulation facilities
- Zero-cycle jump execution
- Additional instructions to support HLL and operating systems
- Register-based design with multiple variable register banks
- Fast context switching support with two additional local register banks
- 16 Mbytes total linear address space for code and data
- 1024 Bytes on-chip special function register area (C166 Family compatible)
- Interrupt system with 16 priority levels for up to 87 sources
- Selectable external inputs for interrupt generation and wake-up
- Fastest sample-rate 12.5 ns
- Eight-channel interrupt-driven single-cycle data transfer with Peripheral Event Controller (PEC), 24-bit pointers cover total address space
- Clock generation from internal or external clock sources, using on-chip PLL or prescaler
- On-chip memory modules
- 1 Kbyte on-chip stand-by RAM (SBRAM)
- 2 Kbytes on-chip dual-port RAM (DPRAM)
- 16 Kbytes on-chip data SRAM (DSRAM)
- Up to 64 Kbytes on-chip program/data SRAM (PSRAM)
- Up to 768 Kbytes on-chip program memory (Flash memory)
- On-Chip Peripheral Modules
- Two Synchronizable A/D Converters with up to 24 channels, 10-bit resolution, conversion time below 1 μs, optional data preprocessing (data reduction, range check)
- 16-channel general purpose capture/compare unit (CAPCOM2)
- Up to four capture/compare units for flexible PWM signal generation (CCU6x)
- Multi-functional general purpose timer unit with 5 timers
- Up to 6 serial interface channels to be used as UART, LIN, high-speed synchronous channel (SPI/QSPI), IIC bus interface (10-bit addressing, 400 kbit/s), IIS interface
- On-chip MultiCAN interface (Rev. 2.0B active) with up to 128 message objects (Full CAN/Basic CAN) on up to 5 CAN nodes and gateway functionality
- On-chip real time clock
- Up to 12 Mbytes external address space for code and data
- Programmable external bus characteristics for different address ranges
- Multiplexed or demultiplexed external address/data buses
- Selectable address bus width
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | - |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | - |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Type | Details |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |