LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TOSHIBA TC74VHC00FK(EL,K) product image
  • TC74VHC00FK(EL,K) thumbnail 1
  • TC74VHC00FK(EL,K) thumbnail 2
  • TC74VHC00FK(EL,K) thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TOSHIBA TC74VHC00FK(EL,K)RoHS

Manufacturer
MPN
TC74VHC00FK(EL,K)
LCSC Part #
C5381652
Packaging
VSSOP-14
Customer #
Key Attributes
Quad 2-Input NAND Gate
Datasheetpdf iconTOSHIBA TC74VHC00FK(EL,K)
In-Stock: 36
36 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.529$ 0.53
10+$ 0.5176$ 5.18
30+$ 0.5095$ 15.29
100+$ 0.5013$ 50.13
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTOSHIBA
PackagingVSSOP-14
Input Logic Level - High-
Input Logic Level - Low-
FeaturesOvervoltage-tolerant input;Local shutdown mode
Logic FamilyTC74VHC Series
Operating Temperature-40℃~+85℃
Output Logic Level - High3.94V;4.4V~4.5V
Quiescent Current(Iq)2uA
Voltage - Supply2V~5.5V
Current - Output High(IOH)8mA
Number of Channels4;2
Output Logic Level - Low0V~100mV;360mV
Propagation Delay7.5ns@5V,50pF
Current - Output Low(IOL)8mA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The TC74VHC00 is an advanced high speed CMOS 2-INPUT NAND GATE fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

AI Translation
  • High speed: tpd = 3.7 ns (typ.) at VCC = 5 V
  • Low power dissipation: Icc = 2 μA (max) at Ta = 25 °C
  • High noise immunity: ΔVNIH = VNIL = 28% VCC (min)
  • Power down protection is provided on all inputs.
  • Balanced propagation delays: tpLH ≃ tpHL
  • Wide operating voltage range: VCC(opr) = 2 to 5.5 V
  • Low noise: VOLP = 0.8 V (max)
  • Pin and function compatible with 74ALS00