- Pinout
- Footprint
MDD(Microdiode Semiconductor) 74LVC1G04GV
| Manufacturer | MDD(Microdiode Semiconductor)Asian Brands |
| MPN | 74LVC1G04GV |
| LCSC Part # | C53185133 |
| Packaging | SOT-23-5 |
| Customer # | |
| Key Attributes | Schmitt trigger 1.65V~5.5V 2ns@5.5V,50pF 1 4uA SOT-23-5 Gates and Inverters RoHS |
| Datasheet |  MDD(Microdiode Semiconductor) 74LVC1G04GV |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | MDD(Microdiode Semiconductor) | |
| Packaging | SOT-23-5 | |
| Input Type | Schmitt trigger | |
| Logic Family | 74LVC | |
| Voltage - Supply | 1.65V~5.5V | |
| Propagation Delay | 2ns@5.5V,50pF | |
| Output Logic Level - Low | 100mV;450mV;700mV;300mV;400mV;600mV;550mV;800mV | |
| Input Logic Level - High | 1.7V;2V | |
| Input Logic Level - Low | 700mV;800mV | |
| Operating Temperature | -40℃~+125℃ | |
| Number of Circuits | 1 | |
| Output Logic Level - High | 1.2V;1.9V;2.2V;2.3V;3.8V | |
| Quiescent Current(Iq) | 4uA | |
| Current - Output High(IOH) | 24mA | |
| Number of Channels | - | |
| Current - Output Low(IOL) | 24mA |
Additional Information
| Type | Details |
|---|---|
| Minimum | 10 |
| Multiple | 10 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 74LVC1G04 is a single inverter. Its input can be driven by 3.3 V or 5 V devices. This feature allows the device to be used as a level translator in mixed 3.3 V and 5 V environments. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully specified for partial-power-down applications using IOFF. The IOFF circuit disables the output, preventing damaging backflow current when the device is powered down.
Features
- Wide supply voltage range: 1.65 V ~ 5.5 V
- Overvoltage-tolerant inputs up to 5.5 V
- High noise immunity
- CMOS low power consumption
- IOFF circuitry supports partial power-down operation
- ±24 mA output drive capability (VCC = 3.0 V)
- Latch-up performance exceeds 100 mA
- Direct interface with TTL levels
- JEDEC compliant: JESD8-7 (1.65 V ~ 1.95 V), JESD8-5 (2.3 V ~ 2.7 V), JESD8C (2.7 V ~ 3.6 V), JESD36 (4.5 V ~ 5.5 V)
- ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; MM JESD22-A115C Class C exceeds 550 V; CDM ANSI/ESDA/JEDEC JS-002 C3 exceeds 2000 V
- Multiple package options
| Qty | Unit Price | Total Amount |
|---|---|---|
| 10+ | $ 0.0701 | $ 0.70 |
| 100+ | $ 0.0553 | $ 5.53 |
| 300+ | $ 0.0479 | $ 14.37 |
| 3,000+ | $ 0.0424 | $ 127.20 |
| 6,000+ | $ 0.038 | $ 228.00 |
| 9,000+ | $ 0.0357 | $ 321.30 |
Standard Packaging3000/Full Reel | ||
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | MDD(Microdiode Semiconductor) | |
| Packaging | SOT-23-5 | |
| Input Type | Schmitt trigger | |
| Logic Family | 74LVC | |
| Voltage - Supply | 1.65V~5.5V | |
| Propagation Delay | 2ns@5.5V,50pF | |
| Output Logic Level - Low | 100mV;450mV;700mV;300mV;400mV;600mV;550mV;800mV | |
| Input Logic Level - High | 1.7V;2V | |
| Input Logic Level - Low | 700mV;800mV | |
| Operating Temperature | -40℃~+125℃ | |
| Number of Circuits | 1 | |
| Output Logic Level - High | 1.2V;1.9V;2.2V;2.3V;3.8V | |
| Quiescent Current(Iq) | 4uA | |
| Current - Output High(IOH) | 24mA | |
| Number of Channels | - | |
| Current - Output Low(IOL) | 24mA |
Additional Information
| Type | Details |
|---|---|
| Minimum | 10 |
| Multiple | 10 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 74LVC1G04 is a single inverter. Its input can be driven by 3.3 V or 5 V devices. This feature allows the device to be used as a level translator in mixed 3.3 V and 5 V environments. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully specified for partial-power-down applications using IOFF. The IOFF circuit disables the output, preventing damaging backflow current when the device is powered down.
Features
- Wide supply voltage range: 1.65 V ~ 5.5 V
- Overvoltage-tolerant inputs up to 5.5 V
- High noise immunity
- CMOS low power consumption
- IOFF circuitry supports partial power-down operation
- ±24 mA output drive capability (VCC = 3.0 V)
- Latch-up performance exceeds 100 mA
- Direct interface with TTL levels
- JEDEC compliant: JESD8-7 (1.65 V ~ 1.95 V), JESD8-5 (2.3 V ~ 2.7 V), JESD8C (2.7 V ~ 3.6 V), JESD36 (4.5 V ~ 5.5 V)
- ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; MM JESD22-A115C Class C exceeds 550 V; CDM ANSI/ESDA/JEDEC JS-002 C3 exceeds 2000 V
- Multiple package options
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | - |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | - |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |