LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
MDD(Microdiode Semiconductor) 74LVC2G14GW product image
  • 74LVC2G14GW thumbnail 1
  • 74LVC2G14GW thumbnail 2
  • 74LVC2G14GW thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MDD(Microdiode Semiconductor) 74LVC2G14GWRoHS

Manufacturer
MPN
74LVC2G14GW
LCSC Part #
C52953354
Packaging
SOT-363
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 2.9ns@5V,50pF 2 4uA SOT-363 Gates and Inverters RoHS
Datasheetpdf iconMDD(Microdiode Semiconductor) 74LVC2G14GW
In-Stock: 2,780
2,780 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
10+$ 0.0709$ 0.71
100+$ 0.0564$ 5.64
300+$ 0.0492$ 14.76
3,000+$ 0.0437$ 131.10
6,000+$ 0.0394$ 236.40
9,000+$ 0.0372$ 334.80
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerMDD(Microdiode Semiconductor)
PackagingSOT-363
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay2.9ns@5V,50pF
Output Logic Level - Low-
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - High-
Input Logic Level - Low-
Operating Temperature-40℃~+125℃
Number of Circuits2
Output Logic Level - High-
Quiescent Current(Iq)4uA
Current - Output High(IOH)24mA
Number of Channels-
Current - Output Low(IOL)24mA

Additional Information

TypeDetails
Minimum10
Multiple10
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

74LVC2G14 is a dual inverter with Schmitt-trigger inputs. The inputs can be driven by 3.3 V or 5 V devices. This feature allows these devices to be used as level translators in mixed 3.3 V and 5 V environments. The device is fully specified for partial-power-down applications using IOFF. The IOFF circuit disables the outputs, preventing potentially damaging backflow current when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65 V to 5.5 V
  • Input overvoltage tolerance up to 5.5 V
  • High noise immunity
  • ±24 mA output drive capability (VCC = 3.0 V)
  • CMOS low power consumption
  • Latch-up performance exceeds 100 mA
  • Direct TTL-level interface compatible
  • IOFF circuit enables partial power-down mode operation
  • Unlimited rise and fall times
  • Compliant with JEDEC standards: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: Human Body Model ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; Machine Model JESD22-A115C Class C exceeds 550 V; Charged Device Model ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options