LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
MXIC MX25L25645GMI-08G product image
  • MX25L25645GMI-08G thumbnail 1
  • MX25L25645GMI-08G thumbnail 2
  • MX25L25645GMI-08G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MXIC MX25L25645GMI-08GRoHS

Manufacturer
MXIC
MPN
MX25L25645GMI-08G
LCSC Part #
C526821
Packaging
SOP-16-300mil
Customer #
Key Attributes
256M-BIT CMOS MXSMIO (SERIAL MULTI I/O) FLASH MEMORY
Datasheetpdf iconMXIC MX25L25645GMI-08G
In-Stock: 1,203
1,203 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 7.8316$ 7.83
10+$ 6.9389$ 69.39
30+$ 6.3946$ 191.84
100+$ 5.0191$ 501.91
Standard Packaging1000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory
ManufacturerMXIC
PackagingSOP-16-300mil
Operating Temperature-40℃~+85℃
FeaturesWrite enable latch;Hardware write protection;Software write protection;Absolute write protection
Memory Size256Mbit
Voltage - Supply2.7V~3.6V
Program / Erase Cycles100,000 cycles
Clock Frequency120MHz
Data Retention - TDR (Year)20 Years
Block Erase Time(tBE)-
Write Cycle Time(tWC)-
Page Programming Time (Tpp)750us
Standby Supply Current0.2mA
InterfaceSPI
Report an ErrorShow similar products (0) >

Features

AI Translation
  • Protocol Support - Single I/O, Dual I/O and Quad I/O
  • Supports DTR (Double Transfer Rate) Mode
  • Supports clock frequencies up to 133MHz
  • Supports Serial Peripheral Interface -- Mode 0 and Mode 3
  • Single Power Supply Operation: 2.7 to 3.6 volt for read, erase, and program operations
  • 268,435,456×1 bit structure or 134,217,728×2 bits (two I/O mode) structure or 67,108,864×4 bits (four I/O mode) structure
  • Latch-up protected to 100mA from -1V to Vcc + 1V
  • Low Vcc write inhibit is from 1.5V to 2.5V
  • Fast read for SPI mode: Supports clock frequencies up to 133MHz for all protocols; Supports Fast Read, 2READ, DREAD, 4READ, QREAD instructions
  • Configurable dummy cycle number for fast read operation
  • Quad Peripheral Interface (QPI) available
  • Equal 4K byte Sectors, or Equal Blocks with 32K byte or 64K byte each; Any Block can be erased individually
  • Programming: 256byte page buffer; Quad Input/Output page program(4PP) to enhance program performance
  • Typical 100,000 erase/program cycles
  • 20 years data retention
  • Input Data Format: 1-byte Command code
  • Advanced Security Features: Block lock protection; The BP0 - BP3 and T/B status bits define the size of the area to be protected against program and erase instructions