LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
SILICON LABS C8051F580-IQR product image
  • C8051F580-IQR thumbnail 1
  • C8051F580-IQR thumbnail 2
  • C8051F580-IQR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

SILICON LABS C8051F580-IQRRoHS

Manufacturer
MPN
C8051F580-IQR
LCSC Part #
C52516
Packaging
TQFP-48(7x7)
Customer #
Key Attributes
12-Bit ADC, 5 V input signal; up to 32 external inputs
Datasheetpdf iconSILICON LABS C8051F580-IQR
In-Stock: 43
43 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 16.2314$ 16.23
10+$ 15.5108$ 155.11
30+$ 14.2618$ 427.85
100+$ 13.1727$ 1317.27
Standard Packaging500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/Microcontrollers
ManufacturerSILICON LABS
PackagingTQFP-48(7x7)
ADC (Bit)12bit
Operating Temperature-40℃~+125℃
Voltage - Supply1.8V~5.25V
Program Memory TypeFLASH
EEPROM-
Program Storage Size128KB
CPU Core51 Series
Core Size8 Bit
CPU Maximum Speed50MHz
Oscillator TypeBuilt-in
Number of I/O40

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging500
Sales UnitPiece

Features

AI Translation
  • 12-Bit ADC, 5 V input signal; up to 32 external inputs
  • ±1 LSB INL; guaranteed monotonic
  • Programmable throughput up to 200 ksps
  • Data-dependent windowed interrupt generator
  • Programmable gain maximizes input signal span
  • Built-in Temperature Sensor (±3 °C)
  • Three Comparators
  • Precision Internal Voltage Reference
  • vDD Monitor/Brown-out Detector
  • On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
  • Provides breakpoints, single stepping, watch-points
  • Inspect/modify memory, registers, and stack
  • Superior performance to emulation systems using ICE-chips, target pods, and sockets
  • Temperature Range: -40 to +125 °C
  • Operating Voltage: 1.8 to 5.25 V
  • Multiple power saving sleep and shutdown modes
  • Pipelined instruction architecture; executes 70% of instructions in one or two system clocks
  • Up to 50 MIPS throughput
  • 128 kB Flash; in-system programmable; flexible security features
  • 8448 bytes data RAM (256 + 8 kB)
  • CAN 2.0B - 32 message objects
  • LIN 2.1 - Master or slave operation using dedicated hardware
  • Up to 40 digital I/O; all are 5 V push-pull
  • Hardware I²C, SPI, and two UART serial ports available concurrently
  • Two independent programmable 16-bit counter array with six capture/compare modules
  • Six general-purpose 16-bit counter/timers
  • External Memory Interface (EMIF)
  • Internal programmable ±0.5% oscillator: Up to 50 MHz
  • External oscillator: Crystal, RC, C, or CMOS Clock