LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
MDD(Microdiode Semiconductor) 74LVC1G14GV product image
  • 74LVC1G14GV thumbnail 1
  • 74LVC1G14GV thumbnail 2
  • 74LVC1G14GV thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MDD(Microdiode Semiconductor) 74LVC1G14GVRoHS

Manufacturer
MPN
74LVC1G14GV
LCSC Part #
C52140412
Packaging
SOT-23-5L
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 2.9ns@5V,50pF 1 4uA SOT-23-5L Gates and Inverters RoHS
Datasheetpdf iconMDD(Microdiode Semiconductor) 74LVC1G14GV
In-Stock: 2,541
2,541 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.0885$ 0.09
10+$ 0.0704$ 0.70
30+$ 0.0613$ 1.84
100+$ 0.0546$ 5.46
500+$ 0.0491$ 24.55
1,000+$ 0.0464$ 46.40
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerMDD(Microdiode Semiconductor)
PackagingSOT-23-5L
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay2.9ns@5V,50pF
Output Logic Level - Low70mV;120mV;170mV;330mV;390mV
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - High-
Input Logic Level - Low-
Operating Temperature-40℃~+125℃
Number of Circuits1
Output Logic Level - High1.54V;2.15V;2.5V;2.62V;4.11V
Quiescent Current(Iq)4uA
Current - Output High(IOH)24mA
Number of Channels-
Current - Output Low(IOL)24mA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74LVC1G14 is a single Schmitt-trigger inverter. Its inputs can be driven by 3.3V or 5V devices, making it suitable as a level translator in mixed 3.3V/5V environments. The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output when the device is powered down, preventing potentially damaging backflow current from flowing through the device.

Features

AI Translation
  • Wide supply voltage range: 1.65 V to 5.5 V
  • Overvoltage-tolerant inputs up to 5.5 V
  • High noise immunity
  • ±24 mA output drive capability (at VCC = 3.0 V)
  • CMOS low power consumption
  • Latch-up performance exceeds 100 mA
  • Direct TTL-level interface capability
  • IOFF circuit supports partial power-down mode operation
  • Unlimited rise and fall times
  • Compliant with JEDEC standards: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V, MM JESD22-A115C Class C exceeds 550 V, CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options