LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74LVC2G126DP,125 product image
  • 74LVC2G126DP,125 thumbnail 1
  • 74LVC2G126DP,125 thumbnail 2
  • 74LVC2G126DP,125 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC2G126DP,125RoHS

Manufacturer
Nexperia
MPN
74LVC2G126DP,125
LCSC Part #
C503392
Packaging
TSSOP-8
Customer #
Key Attributes
Dual bus buffer/line driver; 3-state
Datasheetpdf iconNexperia 74LVC2G126DP,125
In-Stock: 500
500 In stock, ships now
Discontinued
Once stock is depleted, this item will be marked as "Out of Stock."
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
QtyUnit PriceTotal Amount
1+$ 0.5974$ 0.60
10+$ 0.4867$ 4.87
30+$ 0.4314$ 12.94
100+$ 0.376$ 37.60
500+$ 0.3435$ 171.75
1,000+$ 0.3256$ 325.60
Standard Packaging3000/Full Reel

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerNexperia
PackagingTSSOP-8
Current - Output High(IOH)32mA
Input typeSchmitt trigger
Series74LVC
Voltage - Supply1.65V~5.5V
Output TypeTri-State
Current - Output Low(IOL)32mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesLevel shifting;Power-off isolation;Output enable
Number of Elements2
Quiescent Current4uA
Propagation Delay2.4ns@3.3V,50pF
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The 74LVC2G126 is a dual buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low power consumption
  • IOFF circuitry provides partial Power-down mode operation
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8-B/JESD36 (2.7 V to 3.6 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃