LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC02AD product image
  • EM74LVC02AD thumbnail 1
  • EM74LVC02AD thumbnail 2
  • EM74LVC02AD thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC02ADRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC02AD
LCSC Part #
C49188182
Packaging
SOP-14L
Customer #
Key Attributes
1.65V~5.5V 5ns@5V,15pF 10uA SOP-14L Gates and Inverters RoHS
Datasheetpdf iconEnergyMath EM74LVC02AD
In-Stock: 85
85 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1086$ 0.54
50+$ 0.0855$ 4.28
150+$ 0.074$ 11.10
500+$ 0.0653$ 32.65
3,000+$ 0.0584$ 175.20
6,000+$ 0.0549$ 329.40
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingSOP-14L
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Output Logic Level - Low800mV
Propagation Delay5ns@5V,15pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low120mV;700mV;800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.08V;1.7V;2V
Output Logic Level - High3.5V
Quiescent Current(Iq)10uA
Current - Output High(IOH)32mA
Number of Channels4;2
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC02A is a quad 2-input NOR gate. Its inputs can be driven by 3.3V or 5V devices, allowing this device to be used as a level translator in mixed 3.3V and 5V environments. All inputs feature Schmitt-trigger action, making the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuit disables the outputs, preventing potentially destructive backflow currents when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.2V to 5.5V
  • Input overvoltage tolerance up to 5.5V
  • CMOS low power consumption
  • I_{OFF} circuit enables partial power-down mode operation
  • Latch-up performance exceeds 250mA
  • Direct TTL-level interface compatible
  • JEDEC compliant: JESD8-7 (1.65V to 1.95V), JESD8-5 (2.3V to 2.7V), JESD8C (2.7V to 3.6V), JESD36 (4.5V to 5.5V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options