LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
EnergyMath EM74LVC04AD product image
  • EM74LVC04AD thumbnail 1
  • EM74LVC04AD thumbnail 2
  • EM74LVC04AD thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC04ADRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC04AD
LCSC Part #
C49188180
Packaging
SOP-14L
Customer #
Key Attributes
Hex Inverter
Datasheetpdf iconEnergyMath EM74LVC04AD
In-Stock: 8,785
8,785 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1459$ 0.73
50+$ 0.116$ 5.80
150+$ 0.1011$ 15.17
500+$ 0.0899$ 44.95
3,000+$ 0.081$ 243.00
6,000+$ 0.0765$ 459.00
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingSOP-14L
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay4.5ns@5.5V,15pF
Output Logic Level - Low100mV;650mV;450mV;600mV;800mV
Input Logic Level - High1.08V;1.7V;2V
Input Logic Level - Low120mV;700mV;800mV
Operating Temperature-40℃~+125℃
Number of Circuits6
Output Logic Level - High1.05V;1.7V;2.05V;2.25V;3.5V
Quiescent Current(Iq)40uA
Number of Channels-
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC04A is a hex inverter. Its inputs can be driven by 3.3V or 5V devices. This feature allows these devices to be used as level translators in mixed 3.3V and 5.5V environments. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully specified for partial power-down applications using Ioff. The Ioff circuit disables the outputs, preventing damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.2V to 5.5V
  • Input overvoltage tolerance up to 5.5V
  • CMOS low power consumption
  • Ioff circuitry enables partial power-down mode operation
  • Latch-up performance exceeds 250mA
  • Direct TTL-level interface compatible
  • JEDEC standards compliant: JESD8-7 (1.65V to 1.95V), JESD8-5 (2.3V to 2.7V), JESD8C (2.7V to 3.6V), JESD36 (4.5V to 5.5V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options
  • Hex inverter