LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC07APW product image
  • EM74LVC07APW thumbnail 1
  • EM74LVC07APW thumbnail 2
  • EM74LVC07APW thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC07APWRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC07APW
LCSC Part #
C49188175
Packaging
TSSOP-14L
Customer #
Key Attributes
Hex buffer with open-drain outputs
Datasheetpdf iconEnergyMath EM74LVC07APW
In-Stock: 635
635 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1502$ 0.75
50+$ 0.1188$ 5.94
150+$ 0.1054$ 15.81
500+$ 0.0886$ 44.30
3,000+$ 0.0811$ 243.30
6,000+$ 0.0767$ 460.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerEnergyMath
PackagingTSSOP-14L
Input typeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output TypeOpen-drain
Current - Output High(IOH)-
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)32mA
Number of Bits per Element6
Channel TypeUnidirectional
FeaturesPower-off isolation;Level shifting
Number of Elements1
Propagation Delay2.9ns@5V,15pF
Quiescent Current40uA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74LVC07A is a hex buffer with open-drain outputs. Its inputs can be driven by 3.3V or 5V devices, making it suitable for use as a level translator in mixed 3.3V and 5V environments. All inputs incorporate Schmitt-trigger action, providing tolerance to slower input rise and fall times. The device is fully specified for partial power-down applications using IOFF. The IOFF circuit disables the outputs, preventing potentially damaging backflow current when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.2V to 5.5V
  • Input overvoltage tolerance up to 5.5V
  • CMOS low power consumption
  • I<sub>OFF</sub> circuitry enables partial power-down mode operation
  • Latch-up performance exceeds 250 mA
  • Direct TTL-level interface compatible
  • JEDEC standards compliant: JESD8-7 (1.65V to 1.95V), JESD8-5 (2.3V to 2.7V), JESD8C (2.7V to 3.6V), JESD36 (4.5V to 5.5V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options