LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC08APW product image
  • EM74LVC08APW thumbnail 1
  • EM74LVC08APW thumbnail 2
  • EM74LVC08APW thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC08APWRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC08APW
LCSC Part #
C49188173
Packaging
TSSOP-14L
Customer #
Key Attributes
Quad 2-input AND gate
Datasheetpdf iconEnergyMath EM74LVC08APW
In-Stock: 2,440
2,440 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1502$ 0.75
50+$ 0.1188$ 5.94
150+$ 0.1054$ 15.81
500+$ 0.0886$ 44.30
3,000+$ 0.0811$ 243.30
6,000+$ 0.0767$ 460.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingTSSOP-14L
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low700mV;800mV
Operating Temperature-40℃~+125℃
Logic Family74LVC
Input Logic Level - High1.7V;2V
Output Logic Level - High3.8V
Quiescent Current(Iq)40uA
Voltage - Supply1.65V~5.5V
Current - Output High(IOH)32mA
Number of Channels4;2
Output Logic Level - Low800mV
Propagation Delay5ns@5V,15pF
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

This device is a quad 2-input AND gate whose inputs can be driven by 3.3V or 5V devices, making it suitable for use as a level translator in mixed 3.3V/5V applications. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully specified for partial-power-down applications using I_OFF; the I_OFF circuit disables the outputs, preventing potentially damaging backflow current from passing through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.2 V ~ 5.5 V
  • Input overvoltage tolerance up to 5.5 V
  • CMOS low power consumption
  • Latch-up performance exceeds 250 mA
  • Direct TTL-level interface compatible
  • I_OFF circuit for partial power-down mode operation
  • JEDEC compliant: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000 V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options