LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC10APW product image
  • EM74LVC10APW thumbnail 1
  • EM74LVC10APW thumbnail 2
  • EM74LVC10APW thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC10APWRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC10APW
LCSC Part #
C49188171
Packaging
TSSOP-14L
Customer #
Key Attributes
Triple 3-input NAND gate
Datasheetpdf iconEnergyMath EM74LVC10APW
In-Stock: 2,980
2,980 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1512$ 0.76
50+$ 0.1196$ 5.98
150+$ 0.1061$ 15.92
500+$ 0.0892$ 44.60
3,000+$ 0.0817$ 245.10
6,000+$ 0.0772$ 463.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingTSSOP-14L
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay3.3ns@5V,15pF
Output Logic Level - Low450mV;300mV;400mV;550mV
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low700mV;800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.7V;2V
Output Logic Level - High1.2V;1.9V;2.2V;2.4V;3.8V
Quiescent Current(Iq)40uA
Number of Channels3;3
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC10A provides three 3-input NAND gate functions. Inputs can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V environments. Schmitt-trigger inputs on all input pins make the circuit tolerant of slower input rise and fall times. The device is fully specified for partial-power-down applications using I_OFF. The I_OFF circuitry disables the outputs, preventing potentially damaging backflow current when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.2V to 5.5V
  • Input overvoltage tolerance up to 5.5V
  • CMOS low power consumption
  • I_OFF circuitry enables partial power-down mode operation
  • Latch-up performance exceeds 250mA
  • Direct interface with TTL levels
  • JEDEC standards compliant: JESD8-7A (1.65V to 1.95V), JESD8-5A (2.3V to 2.7V), JESD8-C (2.7V to 3.6V), JESD36 (4.5V to 5.5V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options