LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC125AD product image
  • EM74LVC125AD thumbnail 1
  • EM74LVC125AD thumbnail 2
  • EM74LVC125AD thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC125ADRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC125AD
LCSC Part #
C49188170
Packaging
SOP-14L
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 4 1 40uA 2.6ns@5.5V,15pF SOP-14L Buffers, Drivers, Receivers, Transceivers RoHS
Datasheetpdf iconEnergyMath EM74LVC125AD
In-Stock: 15,000
15,000 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1396$ 0.70
50+$ 0.1098$ 5.49
150+$ 0.0949$ 14.24
500+$ 0.0837$ 41.85
3,000+$ 0.0747$ 224.10
6,000+$ 0.0703$ 421.80
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerEnergyMath
PackagingSOP-14L
Current - Output High(IOH)32mA
Input typeSchmitt trigger
Series74LVC
Voltage - Supply1.65V~5.5V
Output TypeTri-State
Current - Output Low(IOL)32mA
Number of Bits per Element4
Channel TypeUnidirectional
FeaturesOutput enable;Power-off isolation;Level shifting
Number of Elements1
Quiescent Current40uA
Propagation Delay2.6ns@5.5V,15pF
Report an ErrorShow similar products (0) >

Introduction

AI Translation

EM74LVC125A is a quad buffer/line driver with 3-state outputs controlled by output enable inputs (nOE). When nOE is HIGH, the outputs are placed in a high-impedance off-state. Inputs can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V environments. Schmitt-trigger action on all inputs allows the circuit to tolerate slower input rise and fall times. The device is fully specified for partial power-down applications using IOFF. The IOFF circuit disables the outputs, preventing potentially damaging backflow current when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.2 V ~ 5.5 V
  • Input overvoltage tolerance up to 5.5 V
  • CMOS low power consumption
  • I<sub>OFF</sub> circuitry supports partial power-down mode operation
  • Latch-up performance exceeds 250 mA
  • Direct TTL-level interface compatible
  • JEDEC standards compliant: JESD8-7A (1.65 V to 1.95 V), JESD8-5A (2.3 V to 2.7 V), JESD8-C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000 V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options