LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC1G00GV product image
  • EM74LVC1G00GV thumbnail 1
  • EM74LVC1G00GV thumbnail 2
  • EM74LVC1G00GV thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G00GVRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G00GV
LCSC Part #
C49188163
Packaging
SOT-23-5L
Customer #
Key Attributes
Single 2-input NAND gate
Datasheetpdf iconEnergyMath EM74LVC1G00GV
In-Stock: 3,000
3,000 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
10+$ 0.0528$ 0.53
100+$ 0.042$ 4.20
300+$ 0.0366$ 10.98
3,000+$ 0.0326$ 97.80
6,000+$ 0.0293$ 175.80
9,000+$ 0.0277$ 249.30
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingSOT-23-5L
Input Logic Level - High-
Input Logic Level - Low-
FeaturesOvervoltage-tolerant input;Local shutdown mode
Operating Temperature-40℃~+125℃
Logic Family74LVC
Output Logic Level - High-
Quiescent Current(Iq)4uA
Voltage - Supply1.65V~5.5V
Current - Output High(IOH)24mA
Number of Channels1;2
Output Logic Level - Low-
Propagation Delay3.8ns@4.5V~5.5V,50pF
Current - Output Low(IOL)24mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum10
Multiple10
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC1G00 is a single 2-input NAND gate. Its inputs can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V environments. Schmitt-trigger action on all inputs enables the circuit to tolerate slower input rise and fall times. The device is fully specified for partial-power-down applications using IOFF. The IOFF circuit disables the outputs, preventing potentially destructive backflow current when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65V~5.5V
  • Input overvoltage tolerance up to 5.5V
  • High noise immunity
  • CMOS low power consumption
  • IOFF circuitry for partial power-down mode operation
  • ±24mA output drive capability (VCC=3.0V)
  • Latch-up performance exceeds 100mA
  • Direct TTL-level interface compatible
  • Compliant with JEDEC standards: JESD8-7 (1.65V~1.95V), JESD8-5 (2.3V~2.7V), JESD8C (2.7V~3.6V), JESD36 (4.5V~5.5V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000V; MM JESD22-A115C Class C exceeds 550V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options