LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
EnergyMath EM74LVC1G04GV product image
  • EM74LVC1G04GV thumbnail 1
  • EM74LVC1G04GV thumbnail 2
  • EM74LVC1G04GV thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G04GVRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G04GV
LCSC Part #
C49188155
Packaging
SOT-23-5L
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 2ns@5.5V,50pF 1 4uA SOT-23-5L Gates and Inverters RoHS
Datasheetpdf iconEnergyMath EM74LVC1G04GV
In-Stock: 2,570
2,570 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
10+$ 0.0514$ 0.51
100+$ 0.0409$ 4.09
300+$ 0.0356$ 10.68
3,000+$ 0.0317$ 95.10
6,000+$ 0.0285$ 171.00
9,000+$ 0.027$ 243.00
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingSOT-23-5L
Logic Family74LVC
Input TypeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output Logic Level - Low-
Propagation Delay2ns@5.5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - Low-
Input Logic Level - High-
Operating Temperature-40℃~+125℃
Number of Circuits1
Output Logic Level - High-
Quiescent Current(Iq)4uA
Number of Channels-
Current - Output High(IOH)24mA
Current - Output Low(IOL)24mA

Additional Information

TypeDetails
Minimum10
Multiple10
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC1G04 is a single inverter. Its input can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V environments. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully suitable for partial power-down applications using the I_OFF circuit. The I_OFF circuit disables the outputs, preventing damaging backflow current when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65 V ~ 5.5 V
  • Overvoltage-tolerant inputs up to 5.5 V
  • High noise immunity
  • CMOS low power consumption
  • I_OFF circuitry enables partial power-down mode operation
  • ±24 mA output drive capability (V_CC = 3.0 V)
  • Latch-up performance exceeds 100 mA
  • Direct interface with TTL levels
  • JEDEC standard compliant: JESD8-7 (1.65 V ~ 1.95 V), JESD8-5 (2.3 V ~ 2.7 V), JESD8C (2.7 V ~ 3.6 V), JESD36 (4.5 V ~ 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; MM JESD22-A115C Class C exceeds 550 V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options
  • Single inverter