LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC1G126GV product image
  • EM74LVC1G126GV thumbnail 1
  • EM74LVC1G126GV thumbnail 2
  • EM74LVC1G126GV thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G126GVRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G126GV
LCSC Part #
C49188132
Packaging
SOT-23-5L
Customer #
Key Attributes
Bus buffer/line driver; 3-state
Datasheetpdf iconEnergyMath EM74LVC1G126GV
In-Stock: 2,960
2,960 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
10+$ 0.044$ 0.44
100+$ 0.035$ 3.50
300+$ 0.0305$ 9.15
3,000+$ 0.0272$ 81.60
6,000+$ 0.0245$ 147.00
9,000+$ 0.0231$ 207.90
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerEnergyMath
PackagingSOT-23-5L
Input typeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output TypeTri-State
Current - Output High(IOH)24mA
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)24mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesLevel shifting;Power-off isolation;Output enable
Number of Elements1
Propagation Delay3.6ns@3V,50pF
Quiescent Current4uA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum10
Multiple10
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC1G126 is a single buffer/line driver with 3-state output. Inputs can be driven by 3.3V or 5V devices. This feature allows these devices to be used as level translators in mixed 3.3V and 5V environments. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully specified for partial power-down applications using I_OFF. The I_OFF circuit disables the output, preventing potentially destructive backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65 V to 5.5 V
  • Overvoltage-tolerant inputs up to 5.5 V
  • High noise immunity
  • CMOS low power consumption
  • I_OFF circuitry enables partial power-down mode operation
  • ±24 mA output drive capability (V_CC = 3.0 V)
  • Latch-up performance exceeds 100 mA
  • Direct interface with TTL levels
  • Compliant with JEDEC standards: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; MM JESD22-A115C Class C exceeds 550 V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options