LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
EnergyMath EM74LVC1G14GV product image
  • EM74LVC1G14GV thumbnail 1
  • EM74LVC1G14GV thumbnail 2
  • EM74LVC1G14GV thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G14GVRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G14GV
LCSC Part #
C49188129
Packaging
SOT-23-5L
Customer #
Key Attributes
Single Schmitt trigger inverter
Datasheetpdf iconEnergyMath EM74LVC1G14GV
In-Stock: 680
680 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
10+$ 0.0428$ 0.43
100+$ 0.0341$ 3.41
300+$ 0.0297$ 8.91
3,000+$ 0.0264$ 79.20
6,000+$ 0.0238$ 142.80
9,000+$ 0.0225$ 202.50
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingSOT-23-5L
Logic Family74LVC
Input TypeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output Logic Level - Low-
Propagation Delay4.8ns@5.5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - Low-
Input Logic Level - High-
Operating Temperature-40℃~+125℃
Number of Circuits1
Output Logic Level - High-
Quiescent Current(Iq)4uA
Number of Channels-
Current - Output High(IOH)24mA
Current - Output Low(IOL)24mA

Additional Information

TypeDetails
Minimum10
Multiple10
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC1G14 is a single inverter with Schmitt-trigger input. The input can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V environments. The device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65 V to 5.5 V
  • Overvoltage-tolerant inputs up to 5.5 V
  • High noise immunity
  • Output drive capability: ±24 mA (VCC = 3.0 V)
  • CMOS low power consumption
  • Latch-up performance exceeds 100 mA
  • Direct TTL-level interface compatible
  • IOFF circuitry enables partial power-down mode operation
  • Unlimited rise and fall times
  • Compliant with JEDEC standards: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; MM JESD22-A115C Class C exceeds 550 V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options