LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC1G32GM product image
  • EM74LVC1G32GM thumbnail 1
  • EM74LVC1G32GM thumbnail 2
  • EM74LVC1G32GM thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G32GM

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G32GM
LCSC Part #
C49188122
Packaging
DFN-6(1x1.5)
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 3.8ns@5.5V,50pF 4uA DFN-6(1x1.5) Gates and Inverters
DatasheetEnergyMath EM74LVC1G32GM
Every Order Guarantee
100% Authentic · 30-Day Return or Replacement
In-Stock: 100
100 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1105$ 0.55
50+$ 0.0874$ 4.37
150+$ 0.0758$ 11.37
500+$ 0.0671$ 33.55
3,000+$ 0.0602$ 180.60
6,000+$ 0.0567$ 340.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingDFN-6(1x1.5)
output type-
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Output Logic Level - Low-
Propagation Delay3.8ns@5.5V,50pF
Input Logic Level - High-
Input Logic Level - Low-
FeaturesOvervoltage-tolerant input;Local shutdown mode
Operating Temperature-40℃~+125℃
Output Logic Level - High-
Quiescent Current(Iq)4uA
Current - Output High(IOH)24mA
Number of Channels1;2
Current - Output Low(IOL)24mA
Help & FeedbackShow similar products (0) >

Introduction

AI Translation

The EM74LVC1G32 is a single 2-input OR gate. Its inputs can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V environments. Schmitt-trigger inputs on all pins make the circuit tolerant of slower input rise and fall times. The device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing potentially harmful reverse current flow through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65 V to 5.5 V
  • Input overvoltage tolerance up to 5.5 V
  • High noise immunity
  • CMOS low power consumption
  • Ioff circuitry enables partial power-down mode operation
  • ±24 mA output drive capability (VCC = 3.0 V)
  • Latch-up performance exceeds 100 mA
  • Direct TTL-level interface compatible
  • JEDEC standard compliant: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8-B/JESD36 (2.7 V to 3.6 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V, MM JESD22-A115C Class C exceeds 550 V, CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options