LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC1G32GS product image
  • EM74LVC1G32GS thumbnail 1
  • EM74LVC1G32GS thumbnail 2
  • EM74LVC1G32GS thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G32GSRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G32GS
LCSC Part #
C49188121
Packaging
DFN-6L(1x1)
Customer #
Key Attributes
Single 2-input OR gate
Datasheetpdf iconEnergyMath EM74LVC1G32GS
In-Stock: 2,910
2,910 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.0976$ 0.49
50+$ 0.0776$ 3.88
150+$ 0.0677$ 10.16
500+$ 0.0602$ 30.10
3,000+$ 0.0542$ 162.60
6,000+$ 0.0512$ 307.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingDFN-6L(1x1)
output type-
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay2.6ns@5.5V,50pF
Output Logic Level - Low450mV;300mV;400mV;550mV
Input Logic Level - High-
Input Logic Level - Low-
FeaturesOvervoltage-tolerant input;Local shutdown mode
Operating Temperature-40℃~+125℃
Output Logic Level - High1.2V;1.9V;2.2V;2.3V;3.8V
Quiescent Current(Iq)4uA
Current - Output High(IOH)24mA
Number of Channels1;2
Current - Output Low(IOL)24mA
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The EM74LVC1G32 is a single 2-input OR gate. Its inputs can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V environments. Schmitt-trigger inputs on all pins make the circuit tolerant of slower input rise and fall times. The device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing potentially harmful reverse current flow through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65 V to 5.5 V
  • Input overvoltage tolerance up to 5.5 V
  • High noise immunity
  • CMOS low power consumption
  • Ioff circuitry enables partial power-down mode operation
  • ±24 mA output drive capability (VCC = 3.0 V)
  • Latch-up performance exceeds 100 mA
  • Direct TTL-level interface compatible
  • JEDEC standard compliant: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8-B/JESD36 (2.7 V to 3.6 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V, MM JESD22-A115C Class C exceeds 550 V, CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options