LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC2G04GM product image
  • EM74LVC2G04GM thumbnail 1
  • EM74LVC2G04GM thumbnail 2
  • EM74LVC2G04GM thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC2G04GMRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC2G04GM
LCSC Part #
C49188107
Packaging
DFN-6(1x1.5)
Customer #
Key Attributes
Dual inverter
Datasheetpdf iconEnergyMath EM74LVC2G04GM
In-Stock: 3,000
3,000 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1108$ 0.55
50+$ 0.0881$ 4.41
150+$ 0.0768$ 11.52
500+$ 0.0683$ 34.15
3,000+$ 0.0615$ 184.50
6,000+$ 0.0581$ 348.60
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingDFN-6(1x1.5)
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay2ns@5V,50pF
Output Logic Level - Low800mV
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - High1.7V;2V
Input Logic Level - Low700mV;800mV
Operating Temperature-40℃~+125℃
Number of Circuits2
Output Logic Level - High2V
Quiescent Current(Iq)4uA
Number of Channels-
Current - Output High(IOH)24mA
Current - Output Low(IOL)24mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC2G04 is a dual inverter. Its inputs can be driven by 3.3 V or 5 V devices. This feature allows the device to be used as a level translator in mixed 3.3 V and 5 V environments. All inputs feature Schmitt-trigger action, enabling the circuit to tolerate slow input rise and fall times. The device is fully specified for partial power-down applications using IOFF. The IOFF circuit disables the outputs when the device is powered down, preventing harmful backflow current from flowing through the device.

Features

AI Translation
  • Wide supply voltage range: 1.65 V to 5.5 V
  • Overvoltage-tolerant inputs up to 5.5 V
  • High noise immunity
  • ±24 mA output drive capability (VCC = 3.0 V)
  • CMOS low power consumption
  • Direct TTL-level interface
  • IOFF circuit for partial power-down mode operation
  • Latch-up performance exceeds 100 mA
  • Compliant with JEDEC standards: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.6 V to 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; MM JESD22-A115C Class C exceeds 550 V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options
  • Dual inverter