LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN74LVC1G10DBVR product image
  • SN74LVC1G10DBVR thumbnail 1
  • SN74LVC1G10DBVR thumbnail 2
  • SN74LVC1G10DBVR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74LVC1G10DBVRRoHS

Manufacturer
TI
MPN
SN74LVC1G10DBVR
LCSC Part #
C403721
Packaging
SOT-23-6
Customer #
Key Attributes
Single 3-Input Positive-NAND Gate
Datasheetpdf iconTI SN74LVC1G10DBVR
In-Stock: 3,940
3,940 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1865$ 0.93
50+$ 0.1489$ 7.45
150+$ 0.1327$ 19.91
500+$ 0.1126$ 56.30
3,000+$ 0.0913$ 273.90
6,000+$ 0.086$ 516.00
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingSOT-23-6
Logic Family74LVC Series
Voltage - Supply1.65V~5.5V
Output Logic Level - Low450mV;300mV;550mV
Propagation Delay3.6ns@5V,50pF
FeaturesLive insertion protection;Local shutdown mode;Rear drive protection
Input Logic Level - Low700mV~800mV
Input Logic Level - High1.7V~2V
Operating Temperature-40℃~+125℃
Output Logic Level - High1.2V;1.9V;2.4V;3.8V
Quiescent Current(Iq)10uA
Number of Channels1;3
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

Available in the NanoFree™ Package Supports 5-V Vcc Operation Inputs Accept Voltages to 5.5 V Provides Down Translation to Vcc Max tpd of 3.8 ns at 3.3 V Low Power Consumption, 10 μA Max ICC ±24 mA Output Drive at 3.3 V Ioff Supports Live Insertion, Partial-Power Down Mode, and Back Drive Protection Latch-Up Performance Exceeds 100 mA per JESD 78, Class II ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged Device Model (C101)

The SN74LVC1G10 performs the Boolean function Y = A·B·C(overline) or Y = A(overline)+B(overline)+C(overline) in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.