LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI CD4043BDR product image
  • CD4043BDR thumbnail 1
  • CD4043BDR thumbnail 2
  • CD4043BDR thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

TI CD4043BDRRoHS

Manufacturer
MPN
CD4043BDR
LCSC Part #
C40131
Packaging
SOIC-16
Customer #
Key Attributes
CMOS Quad 3-State R/S Latches
Datasheetpdf iconTI CD4043BDR
In-Stock: 2,513
2,513 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.6252$ 0.63
10+$ 0.5145$ 5.15
30+$ 0.4592$ 13.78
100+$ 0.4054$ 40.54
500+$ 0.3729$ 186.45
1,000+$ 0.3566$ 356.60
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Latches
ManufacturerTI
PackagingSOIC-16
Logic TypeSR Latch
Quiescent Current20uA
Voltage - Supply3V~18V
Output TypeTri-State
Current - Output Low(IOL)4.2mA
Operating Temperature-55℃~+125℃
Current - Output High(IOH)4.2mA
Number of Channels4
Propagation Delay50ns

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

CD4043B types are quad crosscoupled 3-state CMOS NOR latches and the CD4044B types are quad cross-coupled 3-state CMOS NAND latches. Each latch has a separate Q output and individual SET and RESET inputs. The Q outputs are controlled by a common ENABLE input. A logic "1" or high on the ENABLE input connects the latch.states to the Q outputs. A logic "0" or low on the ENABLE input disconnects the latch states from the Q outputs, resulting in an open circuit condition on the Q outputs. The open circuit feature allows common busing of the outputs.

Features

AI Translation
  • 3-state outputs with common output ENABLE
  • Separate SET and RESET inputs for each latch
  • NOR and NAND configurations
  • 5-V, 10-V, and 15-V parametric ratings
  • Standardized symmetrical output characteristics
  • 100% tested for quiescent current at μ20νν
  • Maximum input current of μμ at 78ν over full package temperature range; 100 nA at 18 V and z5℃
  • Noise margin (over full package temperature range): 1 V at ΔDD = 5V, 2V at VDD = 10V, 2.5νV at vDD = 15V
  • Meets all requirements of JEDEC Tentative Standard No. 1aB, "Standard Specifications for Description of B′ Series CMOS Devices"
  • Holding register in multi-register system
  • Four bits of independent storage with output ENABLE
  • Strobed register
  • General digital logic
  • CD4643B for positive logic systems
  • CD4044B for negative logic systems