LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
ST STM32WB15CCU6 product image
  • STM32WB15CCU6 thumbnail 1
  • STM32WB15CCU6 thumbnail 2
  • STM32WB15CCU6 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

ST STM32WB15CCU6RoHS

Manufacturer
ST
MPN
STM32WB15CCU6
LCSC Part #
C3606695
Packaging
UFQFPN-48(7x7)
Customer #
Key Attributes
Ultra-low power dual-core Arm Cortex-M4 MCU 64 MHz, Cortex-M0+ 32 MHz, with 320 KB Flash memory, Bluetooth LE 5.2, AES-256
Datasheetpdf iconST STM32WB15CCU6
In-Stock: 179
179 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 4.5678$ 4.57
10+$ 3.8722$ 38.72
30+$ 3.4587$ 103.76
260+$ 3.0404$ 790.50
520+$ 2.849$ 1481.48
1,040+$ 2.7615$ 2871.96
Standard Packaging260/Full Tray
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryRF and Wireless/RF Transceiver ICs
ManufacturerST
PackagingUFQFPN-48(7x7)
CPU CoreARM Cortex-M4
Core Size32 Bit
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging260
Sales UnitPiece

Features

AI Translation
  • Include ST state-of-the-art patented technology
  • Radio – 2.4 GHz – RF transceiver supporting Bluetooth 5.3 specification – RX sensitivity: -95.5 dBm (Bluetooth Low Energy at 1 Mbps) – Programmable output power up to +5.5 dBm with 1 dB steps – Integrated balun to reduce BOM Support for 2 Mbps – Dedicated Arm 32-bit Cortex M0+ CPU for real-time Radio layer – Accurate RSSI to enable power control – Suitable for systems requiring compliance with radio frequency regulations ETSI EN 300 328, EN 300 440, FCC CFR47 Part 15 and ARIB STD-T66 – Support for external PA – Available integrated passive device (IPD) companion chip for optimized matching solution (MLPF-WB-01E3, or MLPF-WB55-02E3, or MLPF-WB-02D3)
  • Ultra-low-power platform – 1.71 to 3.6 V power supply – -40 °C to 85 / 105 °C temperature ranges – 12 nA shutdown mode – 610 nA Standby mode + RTC + 481 KB RAM – Active-mode MCU: 33 μA / MHz when RF and SMPS on – Radio: Rx 4.5 mA / Tx at 0 dBm 5.2 mA
  • Core: Arm 32-bit Cortex-M4 CPU with FPU, adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from flash memory, frequency up to 64 MHz, MPU, 80 DMIPS and DSP instructions
  • Performance benchmark – 1.25 DMIPS/MHz (Drystone 2.1) 223.03 CoreMark (3.48 CoreMark/MHz at 64 MHz)
  • Energy benckmark – 318 ULPMark CP score
  • Supply and reset management High efficiency embedded SMPS step-down converter with intelligent bypass mode Ultra-safe, low-power BOR (brownout reset) with five selectable thresholds Ultra-low-power POR/PDR Programmable voltage detector (PVD) V BAT mode with RTC and backup registers
  • 32 MHz crystal oscillator with integrated trimming capacitors (Radio and CPU clock)
  • 32 kHz crystal oscillator for RTC (LSE)
  • Internal low-power 32 kHz RC (LSI1)
  • Internal low-drift 32 kHz RC (LSI2)
  • Internal multispeed 100 kHz to 48 MHz oscillator, factory-trimmed
  • High speed internal 16 MHz factory trimmed RC
  • 1x PLL for system clock and ADC
  • 320 KB flash memory with sector protection (PCROP) against R/W operations, enabling radio stack and application
  • 48 KB SRAM, including 36 KB with hardware parity check 20x 32-bit backup register Boot loader supporting USART, SPI, I2C interfaces – 1 Kbyte (128 double words) OTP – OTA (over the air) Bluetooth Low Energy
  • Rich analog peripherals (down to 1.62 V) – 12-bit ADC 2.5 Msps, 190 μA Msps – 1x ultra-low-power comparator
  • System peripherals Inter processor communication controller (IPCC) for communication with Bluetooth Low Energy HW semaphores for resources sharing between CPUs 1x DMA controller (7x channels) supporting ADC, SPI, I2C, USART, AES, timers – 1x USART (ISO 7816, IrDA, SPI Master, Modbus and Smartcard mode) – 1x LPUART (low power) 1x SPI 32 Mbit/s 1x I2C (SMBus/PMBus) Touch sensing controller, up to eight sensors 1x 16-bit, four channels advanced timer 1x 32-bit, four channels timer 2x 16-bit ultra-low-power timer 1x independent Systick 1x independent watchdog – 1x window watchdog
  • Security and ID Secure firmware installation (SFI) for Bluetooth Low Energy SW stack 2x hardware encryption AES maximum 256-bit for the application and the Bluetooth Low Energy HW public key authority (PKA) Cryptographic algorithms: RSA, Diffie-Helman, ECC over GF(p) True random number generator (RNG) Sector protection against R/W operation (PCROP) CRC calculation unit Die information: 96-bit unique ID IEEE 64-bit unique ID, possibility to derive Bluetooth Low Energy 48-bit EUI
  • Up to 37 fast I/Os, 35 of them 5 V-tolerant
  • Development support – Serial wire debug (SWD), JTAG for the application processor – Application cross trigger
  • All packages are ECOPACK2 compliant