LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
HGSEMI CD4053BMT/TR product image
  • CD4053BMT/TR thumbnail 1
  • CD4053BMT/TR thumbnail 2
  • CD4053BMT/TR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

HGSEMI CD4053BMT/TRRoHS

Manufacturer
HGSEMIAsian Brands
MPN
CD4053BMT/TR
LCSC Part #
C3007953
Packaging
TSSOP-16
Customer #
Key Attributes
Three dual-channel analog multiplexer
Datasheetpdf iconHGSEMI CD4053BMT/TR
In-Stock: 955
955 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1471$ 0.74
50+$ 0.12$ 6.00
150+$ 0.1065$ 15.98
500+$ 0.0964$ 48.20
2,500+$ 0.0844$ 211.00
5,000+$ 0.0803$ 401.50
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Analog Switches, Multiplexers, Demultiplexers
ManufacturerHGSEMI
PackagingTSSOP-16
FeaturesBidirectional analog channel;Glitch-free switching
Operating Temperature-40℃~+85℃
Voltage - Supply3V~15V
Number of Channels3
Ron90Ω
Con0.2pF

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

CD4053B is a 3-channel, dual-path analog multiplexer designed with advanced CMOS technology, configured as a single-pole double-throw analog switch. It features three independent channel control inputs A, B, C and one enable input INH. The channel control inputs A, B, C individually control which of the two paths in each of the 3 switches is open, while the other remains closed.

Features

AI Translation
  • Low input current: IIN ≤ 1uA
  • Low quiescent current: IDD = 0.2uA (typical)
  • Low on-resistance: 90Ω (typical)
  • Channel leakage current: ±100pA (typical)
  • Wide supply voltage VDD - VSS range: 3~15V
  • Break-before-make switching eliminates channel overlap
  • SPDT analog switch configuration
  • Package options: DIP-16, SOP-16, TSOP-16, QSOP-16, QFN-16 3*3

Applications

AI Translation
  • Analog and digital multiplexing and demultiplexing
  • Logic level translation for digital address signals
  • Signal gating