LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI TMDS261BPAG product image
Images for reference only

TI TMDS261BPAGRoHS

Manufacturer
MPN
TMDS261BPAG
LCSC Part #
C2869633
Packaging
TQFP-64(10x10)
Customer #
Key Attributes
TMDS261B Two-Port HDMI Switch
Datasheetpdf iconTI TMDS261BPAG
In-Stock: 19
19 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 3.2714$ 3.27
Standard Packaging160/Full Tray
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Linear/Video Processing
ManufacturerTI
PackagingTQFP-64(10x10)
Data Rate3Gbps
InterfaceI2C
Voltage - Supply3.3V
FeaturesLink equalization and compensation;Hot-swap protection
Operating Temperature0℃~+70℃
Type-

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging160
Sales UnitPiece

Introduction

AI Translation

The TMDS261B is a two-port digital video interface (DVI) or high-definition multimedia interface (HDMI) switch that allows up to two DVI or HDMI ports to be switched to a single display terminal. Four TMDS channels, one hot-plug detector, and a digital display control (DDC) interface are supported on each port. Each TMDS channel supports signaling rates up to 3 Gbps to allow 1080ρ resolution in 16-bit color depth. TMDS261B device is not intended for source side applications such as external switch boxes. The TMDS261B provides an adaptive equalizer for different ranges of cable lengths. The equalizer automatically compensates for intersymbol interference [ISI] loss of an HDMI/DVI cable for up to 20 dB at 3 Gbps. When any of the input ports are selected, the integrated terminations (50-Ω termination resistors pulled up to VCC) are switched on for the TMDS clock channel, the TMDS clock-detection circuit is enabled, and the DDC repeater is enabled. After a valid TMDS clock is detected, the integrated termination resistors for the data lines are enabled, and the output TMDS lines are enabled. When an input port is not selected, the integrated terminations are switched off, the TMDS receivers are disabled, and the DDC repeater is disabled. Clock-detection circuitry provides an automatic power-management feature, because if no valid TMDS clock is detected, the terminations on the input TMDS data lines are disconnected and the TMDS outputs are placed in a high-impedance state. The TMDS261B is designed to be controlled via a local |²C interface or GPIO interface, based on the status of the I2C_SEL pin. The local |²C interface in TMDS261B is a slave-only |²C interface. Following are some of the key features (advantages) that the TMDS261B provides to the overall sink-side system (HDTV). • 2×1 switch that supports TMDS data rates up to 3 Gbps on both input ports. • ESD: Built-in support for high ESD protection (up to 10 kV on the HDMI source side). The HDMI source-side pins on the TMDS261B are connected via the HDMI/DVI exterior connectors and cable to the HDMI/DVI sources (e.g., DVD player). In TV applications, it can be expected that the source side may be subjected to higher ESD stresses compared to the sink side that is connected internally to the HDMI receiver. • Adaptive equalization: The built-in adaptive equalization support compensates for intersymbol interference [ISI] loss of up to 20 dB, which represents a typical 20-m HDMI/DVI cable at 3 Gbps. Adaptive equalization adjusts the equalization gain automatically, based on the cable length and the incoming TMDS data rate. • TMDS clock-detect circuitry: This feature provides an automatic power-management feature and also ensures that the TMDS output port is turned on only if there is a valid TMDS input signal. The TMDS clock-detect feature can be by-passed in |²C mode. It is recommended to enable TMDS clock-detect circuitry during normal operation. However, for HDMI compliance testing (TMDS termination-voltage test), the clock-detect feature should be disabled by using the |²C mode control. If the customer requires passing the TMDS termination-voltage test in the GPIO mode with the default TMDS clock-detect circuitry enabled, then a valid TMDS clock should be provided for this compliance test, so that the terminations on the TMDS data pair can be connected and thus customer can pass the TMDS termination-voltage test. • DDC |²C buffer: This feature provides isolation on the source-side and sink-side DDC |²C buses.

Features

AI Translation
  • 2:1 Sink-side switch Supporting DVI Above 1920×1200 and HDMI HDTV Resolutions up to 1080p With 16-Bit Color Depth
  • Designed for Signaling Rates up to 3 Gbps
  • Supports HDMI 1.3a Specification
  • Adaptive Equalization on inputs to support up to ≥0-m HDMI Cable at 2.25 Gbps for 1080p 12-Bit Color Depth
  • TMDS Input Clock-Detect Circuit
  • DDC Repeater Function
  • <2-mW Low-Power Mode
  • Local |²C or GPIO Configurable
  • Enhanced ESD. HBM: 10 KV on All Input TMDS, DDC, HPD Pins
  • 3.3-Volt Power Supply
  • Temperature Range: 0°C to 70°C
  • 64-Pin TQFP Package: Pin-Compatible With TMDS251
  • Robust TMDS Receive Stage That Can Work With Non-Compliant Input Common-Mode HDMI Signal

Applications

AI Translation
  • High-Definition Digital TV
  • LCD
  • Plasma
  • DLP