LCSC Electronics logoLCSC Electronics svg logo
Anmelden
USD
TI SN74AUC1G02YZPR product image
  • SN74AUC1G02YZPR thumbnail 1
  • SN74AUC1G02YZPR thumbnail 2
  • SN74AUC1G02YZPR thumbnail 3
  • Pinbelegung
  • Footprint
Abbildung ähnlich

TI SN74AUC1G02YZPR

Hersteller
Herst.-Teilenr.
SN74AUC1G02YZPR
LCSC-Nr.
C2868769
Verp.
DSBGA-5
Kundennummer
Hauptmerkm.
Single 2-Input Positive-NOR Gate
DatenblattTI SN74AUC1G02YZPR
RoHS-Konformität2 Dokumente verfügbar
Garantie auf jede Bestellung
100% Authentisch · 30-Tage-Rückgabe oder -Umtausch
Vorrätig: 6
6 Ab Lager, sofort versandfertig
Minimum: 1Vielfaches: 1Verkaufseinheit: Piece
Zur BOM-Liste hinzufügen
Stk.E-PreisGesamtbetrag
1+$ 0.6869$ 0.69
10+$ 0.67$ 6.70
30+$ 0.6577$ 19.73
100+$ 0.647$ 64.70
Standardgehäuse3000/Full Reel
Besserer Preis bei größerer Menge?
$

Produktspezifikationen

Alle
TypBeschreibung
KategorieIntegrated Circuits (ICs)/Logic/Gates and Inverters
HerstellerTI
Verp.DSBGA-5
Logic Family74AUC Series
Voltage - Supply800mV~2.7V
Output Logic Level - Low600mV
Propagation Delay2.1ns@2.5V,30pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low700mV
Input Logic Level - High1.7V
Operating Temperature-40℃~+85℃
Output Logic Level - High1.8V
Quiescent Current(Iq)10uA
Number of Channels1;2
Current - Output High(IOH)9mA
Current - Output Low(IOL)9mA

Beschreibung

KI-Übersetzung

This single 2-input positive-NOR gate is operational at 0.8-V to 2.7-VCC, but is designed specifically for 1.65-V to 1.95-VCC operation. The SN74AUC1G02 performs the Boolean function Y = (A + B)(overline) or Y = A(overline) • B(overline) in positive logic. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Merkmale

KI-Übersetzung
  • Available in the Texas Instruments NanoFree Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O
  • Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Sub-1-V Operable
  • Max tp d of 2.4 ns at 1.8 V
  • Low Power Consumption, 10-μA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)