LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN74LVC1G332DCKR product image
  • SN74LVC1G332DCKR thumbnail 1
  • SN74LVC1G332DCKR thumbnail 2
  • SN74LVC1G332DCKR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74LVC1G332DCKRRoHS

Manufacturer
TI
MPN
SN74LVC1G332DCKR
LCSC Part #
C2865081
Packaging
SC-70-6
Customer #
Key Attributes
Single 3-Input Positive-OR Gate
Datasheetpdf iconTI SN74LVC1G332DCKR
In-Stock: 2,040
2,040 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1907$ 0.95
50+$ 0.1517$ 7.59
150+$ 0.1327$ 19.91
500+$ 0.1157$ 57.85
3,000+$ 0.111$ 333.00
6,000+$ 0.1083$ 649.80
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingSC-70-6
Logic Family74LVC Series
Voltage - Supply1.65V~5.5V
Output Logic Level - Low550mV
Propagation Delay4.5ns@5V,50pF
FeaturesLive insertion protection;Local shutdown mode;Rear drive protection
Input Logic Level - Low700mV~800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.7V~2V
Output Logic Level - High2.4V;3.8V
Quiescent Current(Iq)10uA
Number of Channels1;3
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The SN74LVC1G332 device performs the Boolean function in Y = A + B + C or Y = ¬(¬A • ¬B • ¬C) positive logic. NanoStarTM and NanoFreeTM package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Features

AI Translation
  • Available in the Texas Instruments NanoStarTN and NanoFreeTM Packages
  • Supports 5-V Vcc Operation
  • Inputs Accept Voltages to 5.5 V
  • Supports Down Translation to Vcc
  • Max tpd of 4.5 ns at 3.3 V
  • Low Power Consumption, 10-μA Max Icc
  • ±24-mA Output Drive at 3.3 V
  • Ioff Supports Live Insertion, Partial-Power Down Mode, and Back-Drive Protection
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)