LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74AHCT244QPWR product image
Images for reference only

TI SN74AHCT244QPWRRoHS

Manufacturer
MPN
SN74AHCT244QPWR
LCSC Part #
C2862331
Packaging
TSSOP-20
Customer #
Key Attributes
OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
Datasheetpdf iconTI SN74AHCT244QPWR
In-Stock: 54
54 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.6795$ 0.68
10+$ 0.6632$ 6.63
30+$ 0.6535$ 19.61
100+$ 0.6438$ 64.38
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingTSSOP-20
Input type-
Current - Output High(IOH)8mA
Voltage - Supply4.5V~5.5V
Series74AHCT
Operating Temperature-40℃~+125℃
Output TypeTri-State
Current - Output Low(IOL)8mA
Number of Bits per Element4
Channel TypeUnidirectional
FeaturesOutput enable
Number of Elements2
Quiescent Current40uA
Propagation Delay8.4ns@5V,50pF

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

This octal buffer/driver is designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AHCT244Q is organized as two 4-bit buffers/line drivers with separate output-enable (OE(overline)) inputs. When OE(overline) is low, the device passes data from the A inputs to the Y outputs. When OE(overline) is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE(overline) should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Features

AI Translation
  • Q Devices Meet Automotive Performance Requirements
  • Customer-Specific Configuration Control Can Be Supported Along with Major-Change Approval
  • EPIC (Enhanced-Performance Implanted CMOS) Process
  • Inputs Are TTL-Voltage Compatible
  • Latch-Up Performance Exceeds ±50 mA Per JESD 17