LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
MXIC MX25L12833FMI-10G product image
  • MX25L12833FMI-10G thumbnail 1
  • MX25L12833FMI-10G thumbnail 2
  • MX25L12833FMI-10G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MXIC MX25L12833FMI-10GRoHS

Manufacturer
MXIC
MPN
MX25L12833FMI-10G
LCSC Part #
C2802706
Packaging
SOIC-16-300mil
Customer #
Key Attributes
FLASH - NOR Memory IC 128Mbit SPI 133MHz SOIC-16-300mil
Datasheetpdf iconMXIC MX25L12833FMI-10G
In-Stock: 1,014
1,014 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 7.7824$ 7.78
10+$ 6.709$ 67.09
30+$ 6.0535$ 181.61
100+$ 5.5038$ 550.38
Standard Packaging1000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory
ManufacturerMXIC
PackagingSOIC-16-300mil
Operating Temperature-40℃~+85℃
FeaturesWrite enable latch;Power-on reset;Hardware write protection;Software write protection;Absolute write protection
Memory Size128Mbit
Voltage - Supply2.7V~3.6V
Program / Erase Cycles100,000 cycles
Clock Frequency133MHz
Data Retention - TDR (Year)20 Years
Block Erase Time(tBE)-
Write Cycle Time(tWC)-
Page Programming Time (Tpp)330us
Standby Supply Current-
InterfaceSPI
Report an ErrorShow similar products (0) >

Features

AI Translation
  • Protocol Support - Single I/O, Dual I/O and Quad I/O
  • Quad Peripheral Interface (QPI) available
  • Support clock frequency up to 133MHz
  • Program/Erase Suspend and Resume
  • Additional 8K-bit secured OTP
  • Supports Serial Peripheral Interface -- Mode 0 and Mode 3
  • Single Power Supply Operation: 2.7 to 3.6 volt for read, erase, and program operations
  • 134,217,728 x 1 bit structure or 67,108,864×2 bits (two I/O mode) structure or 33,554,432×4 bits (four I/O mode) structure
  • Latch-up protected to 100mA from -1V to Vcc +1V
  • Fast read for SPI mode: Support clock frequency up to 133MHz for all protocols; Support Fast Read, 2READ, DREAD, 4READ, QREAD instructions; Configurable dummy cycle number for fast read operation
  • Equal Sectors with 4K byte each, or Equal Blocks with 32K byte each or Equal Blocks with 64K byte each; Any Block can be erased individually
  • Programming: 256byte page buffer; Quad Input/Output page program(4PP) to enhance program performance
  • Typical 100,000 erase/program cycles
  • 20 years data retention
  • Input Data Format: 1-byte Command code
  • Advanced Security Features: Block lock protection; Advanced sector protection function (Solid Protect)
  • Additional 8K bit security OTP: Features unique identifier; Factory locked identifiable, and customer lockable
  • Command Reset
  • Electronic Identification: JEDEC 1-byte manufacturer ID and 2-byte device ID; RES command for 1-byte Device ID; REMS command for 1-byte manufacturer ID and 1-byte device ID
  • Support Serial Flash Discoverable Parameters (SFDP) mode
  • SCLK Input: Serial clock input
  • SI/SIO0: Serial Data Input or Serial Data Input/Output for 2×1/O read mode and 4×1/0 read mode
  • SO/SIO1: Serial Data Output or Serial Data Input/Output for 2×1/0 read mode and 4×1/0 read mode
  • WP#/SIO2: Hardware write protection or serial data Input/Output for 4×1/0 read mode
  • RESET# (16-pin package): Hardware Reset pin
  • RESET#/SIO3: Hardware Reset pin or Serial input & Output for 4×1/O read mode
  • PACKAGE: 8-pin SOP (200mil); 16-pin SOP (300mil); 8-land WSON (6x5mm); 8-land WSON (8X6mm)
  • All devices are RoHS Compliant and Halogen free