LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN74AUP1T57DSFR product image
  • SN74AUP1T57DSFR thumbnail 1
  • SN74AUP1T57DSFR thumbnail 2
  • SN74AUP1T57DSFR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74AUP1T57DSFRRoHS

Manufacturer
TI
MPN
SN74AUP1T57DSFR
LCSC Part #
C2677399
Packaging
SON-6(1x1)
Customer #
Key Attributes
Single-Supply Voltage-Level Translator with Nine Configurable Gate Logic Functions
Datasheetpdf iconTI SN74AUP1T57DSFR
In-Stock: 185
185 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1436$ 0.72
50+$ 0.1399$ 7.00
150+$ 0.1375$ 20.63
500+$ 0.135$ 67.50
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Translators, Level Shifters
ManufacturerTI
PackagingSON-6(1x1)
output typeSingle-Ended
Output Signal-
Input SignalCMOS
Operating Temperature-40℃~+85℃
Data Rate-
Number of Elements1
Channel TypeUnidirectional
FeaturesPower-off protection
Voltage - Supply-;2.3V~3.6V
Number of Circuits1
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging5000
Sales UnitPiece

Introduction

AI Translation

AUP technology is the industry's lowest-power logic technology designed for use in battery-operated or battery backed-up equipment. The SN74AUP1T57 is designed for logic-level translation applications with input switching levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply.

The wide VCC range of 2.3V to 3.6V allows the possibility of battery voltage drop during system operation and ensures normal operation between this range.

Schmitt-trigger inputs (ΔVₜ = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.

The SN74AUP1T57 can be easily configured to perform a required gate function by connecting A, B, and C inputs to VCC or ground. Up to nine commonly used logic gate functions can be performed.

Ioff is a feature that allows for powered-down conditions (VCC = 0V) and is important in portable and mobile applications. When VCC = 0V, signals in the range from 0V to 3.6V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.

The SN74AUP1T57 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

Features

AI Translation
  • 1.8V to 3.3V (at VCC = 3.3V)
  • 2.5V to 3.3V (at VCC = 3.3V)
  • 1.8V to 2.5V (at VCC = 2.5V)
  • 3.3V to 2.5V (at VCC = 2.5V)
  • Nine Configurable Gate Logic Functions
  • Schmitt-Trigger Inputs Reject Input Noise and Provide Better Output Signal Integrity
  • Ioff Supports Partial-Power-Down Mode With Low Leakage Current (0.5 μA)
  • Very Low Static and Dynamic Power Consumption
  • Pb-Free Packages Available: SON (DRY or DSF), SOT-23 (DBV), SC-70 (DCK), and NanoStar WCSP
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22: 2000-V Human-Body Model (A114-B, Class II), 1000-V Charged-Device Model (C101)