- Pinout
- Footprint
TI SN74LV125ATDBR
| Manufacturer | |
| MPN | SN74LV125ATDBR |
| LCSC Part # | C2675745 |
| Packaging | SSOP-14-208mil |
| Customer # | |
| Key Attributes | 4.5V~5.5V 1 4 20uA 3.8ns@5V,15pF SSOP-14-208mil Buffers, Drivers, Receivers, Transceivers RoHS |
| Datasheet |  TI SN74LV125ATDBR |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers | |
| Manufacturer | TI | |
| Packaging | SSOP-14-208mil | |
| Input type | - | |
| Voltage - Supply | 4.5V~5.5V | |
| Output Type | Tri-State | |
| Current - Output High(IOH) | 16mA | |
| Series | 74LV | |
| Operating Temperature | -40℃~+85℃ | |
| Current - Output Low(IOL) | 16mA | |
| Number of Bits per Element | 1 | |
| Channel Type | Unidirectional | |
| Features | Output enable;Power-off isolation | |
| Number of Elements | 4 | |
| Quiescent Current | 20uA | |
| Propagation Delay | 3.8ns@5V,15pF |
Additional Information
| Type | Details |
|---|---|
| Minimum | 5 |
| Multiple | 5 |
| Standard Packaging | 2000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The SN74LV125AT is a quadruple bus buffer gate. This device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE(overline)) input is high.
To ensure the high-impedance state during power up or power down, OE(right arrow) should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Features
- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V Vcc Operation
- Typical tpd of 3.8 ns at 5 V
- Typical VoLP (Output Ground Bounce) < 0.8 V at VCC = 50, TA = 25℃
- Typical VoHV (Output VoH Undershoot) > 2.3 V at Vcc = 5 V, TA = 25℃
- Support Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
| Qty | Unit Price | Total Amount |
|---|---|---|
| 5+ | $ 0.1688 | $ 0.84 |
| 50+ | $ 0.1649 | $ 8.25 |
| 150+ | $ 0.1624 | $ 24.36 |
| 500+ | $ 0.1599 | $ 79.95 |
Standard Packaging2000/Full Reel | ||
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers | |
| Manufacturer | TI | |
| Packaging | SSOP-14-208mil | |
| Input type | - | |
| Voltage - Supply | 4.5V~5.5V | |
| Output Type | Tri-State | |
| Current - Output High(IOH) | 16mA | |
| Series | 74LV | |
| Operating Temperature | -40℃~+85℃ | |
| Current - Output Low(IOL) | 16mA | |
| Number of Bits per Element | 1 | |
| Channel Type | Unidirectional | |
| Features | Output enable;Power-off isolation | |
| Number of Elements | 4 | |
| Quiescent Current | 20uA | |
| Propagation Delay | 3.8ns@5V,15pF |
Additional Information
| Type | Details |
|---|---|
| Minimum | 5 |
| Multiple | 5 |
| Standard Packaging | 2000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The SN74LV125AT is a quadruple bus buffer gate. This device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE(overline)) input is high.
To ensure the high-impedance state during power up or power down, OE(right arrow) should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Features
- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V Vcc Operation
- Typical tpd of 3.8 ns at 5 V
- Typical VoLP (Output Ground Bounce) < 0.8 V at VCC = 50, TA = 25℃
- Typical VoHV (Output VoH Undershoot) > 2.3 V at Vcc = 5 V, TA = 25℃
- Support Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |