LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74LVCH244ADWR product image
  • SN74LVCH244ADWR thumbnail 1
  • SN74LVCH244ADWR thumbnail 2
  • SN74LVCH244ADWR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74LVCH244ADWRRoHS

Manufacturer
MPN
SN74LVCH244ADWR
LCSC Part #
C2675535
Packaging
SOIC-20-300mil
Customer #
Key Attributes
OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
Datasheetpdf iconTI SN74LVCH244ADWR
In-Stock: 57
57 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.7841$ 0.78
10+$ 0.6644$ 6.64
30+$ 0.5785$ 17.36
100+$ 0.5094$ 50.94
500+$ 0.4864$ 243.20
1,000+$ 0.4741$ 474.10
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingSOIC-20-300mil
Input type-
Voltage - Supply1.65V~3.6V
Output TypeTri-State
Current - Output High(IOH)24mA
Series74LVC
Operating Temperature-40℃~+85℃
Current - Output Low(IOL)24mA
Number of Bits per Element4
Channel TypeUnidirectional
FeaturesPower-off isolation;Bus hold;Output enable;Level shifting
Number of Elements2
Propagation Delay5.9ns@3.3V,50pF
Quiescent Current10uA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

The SN54LVCH244A octal buffer/line driver is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVCH244A octal buffer/line driver is designed for 1.65-V to 3.6-V VCC operation. These devices are organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low, these devices pass data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Features

AI Translation
  • Operate From 1.65 V to 3.6 V
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 5.9 ns at 3.3 V
  • Typical VOLP (Output Ground Bounce) < 0.8V at VCC = 3.3V TA = 25℃
  • Typical VOHV (Output VOH Undershoot) >2V at VCC = 3.3V TA = 25℃
  • Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-VCC)
  • Ioff Supports Partial-Power-Down Mode Operation
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)
  • 1000-V Charged-Device Model (C101)