LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74HC590ADR product image
  • SN74HC590ADR thumbnail 1
  • SN74HC590ADR thumbnail 2
  • SN74HC590ADR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74HC590ADRRoHS

Manufacturer
MPN
SN74HC590ADR
LCSC Part #
C2652997
Packaging
SOIC-16
Customer #
Key Attributes
8-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS
Datasheetpdf iconTI SN74HC590ADR
In-Stock: 62
62 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.6966$ 0.70
10+$ 0.555$ 5.55
30+$ 0.4851$ 14.55
100+$ 0.4151$ 41.51
500+$ 0.3744$ 187.20
1,000+$ 0.3516$ 351.60
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Counters, Dividers
ManufacturerTI
PackagingSOIC-16
Number of Bits per Element8
Voltage - Supply2V~6V
DirectionUp Counter
Trigger TypeRising Edge
Timing-
Operating Temperature-40℃~+85℃
ResetAsynchronous
Number of Elements1
Propagation Delay26ns
Count Rate24MHz
FeaturesCascade counter;Reset function

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The ’HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features direct clear (CCLR) and count-enable (CCKEN(overline)) inputs. A ripple-carry output (RCO(overline)) is provided for cascading. Expansion is accomplished easily for two stages by connecting RCO(overline) of the first stage to CCKEN of the second stage. Cascading for larger count chains can be accomplished by connecting RCO(overline) of each stage to the counter clock (CCLK) input of the following stage.

CCLK and the register clock (RCLK) inputs are positive-edge triggered. If both clocks are connected together, the counter state always is one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

Features

AI Translation
  • 2-V to ΔV Vcc Operation
  • High-Current 3-State Parallel Register
  • Outputs Can Drive Up To 15 LSTTL Loads
  • Low Power Consumption, 80 μA Max ICC
  • Typical tpd = 14 ns
  • ±6 mA Output Drive at 5 V
  • Low Input Current of 1 μA Max
  • 8-Bit Counter With Register Counter Has Direct Clear