LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
onsemi MC74VHCT08ADTR2G product image
  • MC74VHCT08ADTR2G thumbnail 1
  • MC74VHCT08ADTR2G thumbnail 2
  • MC74VHCT08ADTR2G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

onsemi MC74VHCT08ADTR2GRoHS

Manufacturer
MPN
MC74VHCT08ADTR2G
LCSC Part #
C233479
Packaging
TSSOP-14
Customer #
Key Attributes
Quad 2-Input AND Gate
Datasheetpdf icononsemi MC74VHCT08ADTR2G
In-Stock: 6
6 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 1.2126$ 1.21
10+$ 1.0075$ 10.08
30+$ 0.8952$ 26.86
100+$ 0.7682$ 76.82
500+$ 0.7113$ 355.65
1,000+$ 0.6852$ 685.20
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
Manufactureronsemi
PackagingTSSOP-14
Input TypeTTL compatible CMOS
output type-
Logic Family74VHCT Series
Voltage - Supply4.5V~5.5V
Output Logic Level - Low360mV
Propagation Delay7.9ns@5V,50pF
FeaturesLive insertion protection;Rear drive protection;Overvoltage-tolerant input
Input Logic Level - Low800mV
Input Logic Level - High2V
Operating Temperature-40℃~+125℃
Output Logic Level - High2.9V~3V;4.4V~4.5V;2.58V
Quiescent Current(Iq)2uA
Current - Output High(IOH)8mA
Number of Channels4;2
Current - Output Low(IOL)8mA

Introduction

AI Translation

The MC74VHCT08A is an advanced high speed CMOS 2−input AND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings. The VHCT08A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when VCC = 0 V. These input and output structures help prevent device destruction caused by supply voltage − input/output voltage mismatch, battery backup, hot insertion, etc. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

AI Translation
  • High Speed: tpD = 4.3 ns (Typ) at VCC = 5 V
  • Low Power Dissipation: ICC = 2 μA (Max) at TA = 25°C
  • TTL−Compatible Inputs: VIL = 0.8 V; VIH = 2.0 V
  • Power Down Protection Provided on Inputs
  • Balanced Propagation Delays
  • Designed for 2 V to 5.5 V Operating Range
  • Low Noise: VOLP = 0.8 V (Max)
  • Pin and Function Compatible with Other Standard Logic Families
  • Latchup Performance Exceeds 300 mA
  • ESD Performance: Human Body Model; >2000 V, Machine Model; >200 V
  • Chip Complexity: 24 FETs or 6 Equivalent Gates
  • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
  • These Devices are Pb−Free and are RoHS Compliant