LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
lingxingic SN74LS157DR(LX) product image
  • SN74LS157DR(LX) thumbnail 1
  • SN74LS157DR(LX) thumbnail 2
  • SN74LS157DR(LX) thumbnail 3
  • Pinout
  • Footprint
Images for reference only

lingxingic SN74LS157DR(LX)RoHS

Manufacturer
lingxingicAsian Brands
MPN
SN74LS157DR(LX)
LCSC Part #
C22449617
Packaging
SOP-16
Customer #
Key Attributes
Quad 2-input Multiplexer
Datasheetpdf iconlingxingic SN74LS157DR(LX)
In-Stock: 2,140
2,140 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1287$ 0.64
50+$ 0.1113$ 5.57
150+$ 0.1038$ 15.57
500+$ 0.0945$ 47.25
2,500+$ 0.0903$ 225.75
5,000+$ 0.0878$ 439.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Signal Switches, Multiplexers, Decoders
Manufacturerlingxingic
PackagingSOP-16
Type-
Number of Channels8/4
Voltage - Supply2V~6V
Operating Temperature-40℃~+105℃
Features-
Quiescent Current8uA
Current - Output High(IOH)-
Propagation Delay21ns@6.0V,50pF
Current - Output Low(IOL)-

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The SN74LS157 are quad 2-input multiplexers which select 4 bits of data from two sources under the control of a common data select input (S). The enable input E(overline) is active LOW. When E(overline) is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions. Moving the data from two groups of registers to four common output buses is a common use of the SN74LS157. The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common. The SN74LS157 is logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S. The logic equations are: 1Y = E(overline) × (1I1 × S + 1I0 × S(overline)) 2Y = E(overline) × (2I1 × S + 2I0 × S(overline)) 3Y = E(overline) × (3I1 × S + 3I0 × S(overline)) 4Y = E(overline) × (4I1 × S + 4I0 × S(overline))

Features

AI Translation
  • Low-power dissipation
  • Non-inverting data path
  • Specified from -40°C to +125°C
  • Packaging information: DIP16/SOP16/TSSOP16